

Prime Computer, Inc.

ASSEMBLY Language Rev. 18

EQU	2,ARY,1
LH	2,LP10
BHNE	WZERO,1
INR	3,2
AH	ARY+1
INR	1,ADDLP
BHJ	
---PRINT RESULT ON USER TERMINAL	
STH	3,SUM
CALL	TNOUA
	=C'RESULT'
	=18,SL
	END

FDR3340



TABLE OF CONTENTS

Prime Macro Assembler	2
PMA Pseudo-Operations	2
PMA Error Diagnostics	9
Instruction Summary Charts	12
Data Structures	39
Processor Characteristics	47
Instruction Formats (S,R,V Modes)	56
Instruction Formats (I-Mode)	60
Addressing Mode Summaries and Flow Charts (S,R,V Modes)	62
Notes	87

The Programmer's Companion is a new series of pocket-size quick-reference guides to Prime software products. Published and produced by Prime Computer Technical Publications 500 Old Connecticut Path Framingham, MA 01701.

Copyright © 1978 1979 and 1980 by Prime Computer Inc.

The information contained in this document reflects the software as of Revision 16 and is subject to change without notice. Prime Computer, Inc. assumes no responsibility for errors that may appear in this document.

First Printing August 1978

Second Printing September 1979

Third Printing, March 1980

Credits

Research and copy
Rosemary Shields

Typesetting
J L Associates

Design and production
William Agush
Printing and binding
Mark-Burton

PRIME MACRO ASSEMBLER

**PMA treename [-option-1] [-option-2] . . .
[option-n]**

Invokes the PMA program. For more information refer to the PMA Programmer's Guide.

Option	Meaning
-INPUT treename	Input treename
-LISTING treename	Listing treename
-BINARY treename	Object file treename
-EXPLIST	Generates full assembly listing (overrides the pseudo-operation NLST), and forces listing file generation
-ERRLIST	Generates errors only listing and forces listing file generation
-XREFS	Omits from the listing symbols which have been defined but not used

PMA PSEUDO-OPERATIONS

How to use this listing

Type of pseudo op
AD =address definition
AC =assembly control
CA =conditional assembly
DD =data defining
LC =listing control
LI =literal control
LO =loader control
MD =macro definition
PL =program linking
SA =storage allocation
SD =symbol definition

Pseudo op format

[label] END address-expression

AC

Terminates assembly of source program

Explanation of pseudo op along with information on parameters etc

ABS

AC

Sets assembly and loading mode to absolute. Not in SEG or SEGR mode

[label] AP address-expression [modifier] AD

Generates an argument pointer in the form used by the 64V/32I Procedure Call (PCL) instruction. Argument is an argument variable written in memory reference format SEG/SEGR mode

modifier

S Set argument store bit

SL Set argument store bit Last argument

*S Set argument store bit Argument is indirect

*SI Set argument store bit Argument is indirect and last

* Intermediate indirect argument

Intermediate argument

[label-1] { BACK } label-2 CA

{ BACK TO }

Directs assembler to start assembly from label-2. Label 2 must precede this statement in the source text. Macros only

[label] BCI { string' } DD

{ # string }

Defines ASCII character strings by packing with specified ASCII characters two per word starting with the most significant 8 bits

[label] { BSS } expression SA

{ BES }

{ BSZ }

Allocates a block of words of the size specified in expression starting at the current location count. If there is a label, it is assigned to either the first word of the block (BSS and BSZ) or to the last word of the block (BES). For BSZ all words within the block are set to zeros

C64R AC

Directs assembler to flag INV instructions and/or memory reference not compatible with 64R addressing mode

[label] CALL symbol PL

In non-64V or 32I modes CALL generates a JST to symbol, which is defined by the assembler as external. In 64V/32I mode CALL generates a PCL instruction

CENT symbol PL

Provides conditional FNT capability

[label] COMM symbol [(size)], SA

Defines FORTRAN-compatible COMMON areas

D16S	LO
Directs assembler and loader to use 16S mode	
D32R	LO
Directs assembler and loader to use 32R mode	
D32S	LO
Directs assembler and loader to use 32S mode	
D64R	LO
Directs assembler and loader to use 64R mode	
D64V	LO
Directs assembler and loader to use 64V mode	
" "	LO
Directs assembler and loader to use 32I mode	
[label] DAC address-expression	AD
Generates a 16 bit pointer in S/R mode	
[label] DATA [{(absolute expression 1)}] absolute expression-2,	DD
Defines expression-2 expression-1 times Expression 1 is assumed to be 1 if omitted	
DDM	LO
Directs the assembler and loader to use the default addressing mode	
[label] DEC decimal-integer-constant	DD
Defines decimal integers	
DUII absolute-expression-1 absolute-expression-2	LO
Triggers the loading of the UII package Expression-1 is a bit mask defining instruction sets the UII package emulates and expres- sion 2 is a bit mask defining the hardware sets that must be present to execute the UII package	
bit number	
1-9	Must be 0
10	Prime 500
11	Prime 400
12	Undefined
13	Double precision floating point
14	Single precision floating point
15	Prime 300 only
16	High speed arithmetic

DYNM [absolute-expression-1] [symbol [(absolute-expression-2)] [absolute-expression-3]] SD

Declare stack relative symbols Expression-1 is the stack header size symbol is the name expression 2 is the number of words to allocate and expression-3 is the stack offset

[label] ECB entry-point [link-base] displacement PL
n arguments [stack-size] [keys]

Generates an entry control block to define a procedure entry SEG/SEGR mode

EJCI LC

Causes the listing device to eject the page

ELSF CA

Reverses the condition set up by an IFxx statement until the matching ENDC statement is reached

END AC

Terminates assembly of the source program

) CA

Defines the end of a conditional assembly area set up by an IFxx statement

) MD

Terminates the assembly of a macro definition

[label] ENT symbol-1 [symbol-2] PL

Links subroutine entry points to external names used in CALL XAC or EXT statements in calling programs Symbol 1 is external name symbol-2 is internal name If symbol 2 is missing the internal name is assumed to be the same as the external name See also SUBR pseudo op

symbol { EQU expression [,symbol-expression] } SD
{ EQU symbol expression, }

Defines symbols whose value may not be changed during assembly (see SEI)

[label] EXT symbol SD

Identifies external symbol

'AIL CA

Generates an F error

[label] FIN LI

Controls the placement of literal pools

{ GO GO TO }	label	CA
Causes suspension of assembly of all subsequent statements until label is found <i>Macros only</i>		
[label] HEX	hexadecimal-constant,	DD
Defines hexadecimal constant		
[label] IF	absolute-expression statement	CA
Provides ability to selectively assemble code on the basis of a test		
[label]	{ IFM (minus) IFP (plus) IFZ (zero) IFN (non-zero) }	expression
Sets specific text to control code assembly Continue assembly (to ENDS or ELSE) if expression test is true		
[label] IP	address-expression	AD
Generates a 32 bit indirect point SEG/SEGR mode		
LINK		AC
Places subsequent code in the linkage frame SEG/SEGR mode only		
LIR	absolute-expression	
Controls library program loading Expression is a bit mask defining instruction groups that are to trigger loading See DUII pseudo op for bit assignments		
LIST		LC
Causes all statements to be listed except those generated by a macro expansion		
LSMD		LC
Lists macro calls plus any data generated by macros		
LSTM		LC
Lists macro call statements plus all lines generated by the macro expansion including code and data values		
label MAC noise words		MD
Begins the definition of the macro named by the label		
N64R		LO
Informs the loader that the program is not to be loaded in 64R mode		

NLSM**LC**

Lists only the macro call does not list statements generated by macro expansion Ignored if -EXPLIST Command line option is specified

NIST**LC**

Inhibits listing of all subsequent statements until a LIST is encountered Ignored if -EXPLIST command line option is specified

[label] OCT octal-constant,**DD**

Defines **octal integers**

[label] ORG address-expression**AC**

Sets the assembler location count equal to the value of **address-expression**

PCVH**LC**

Directs the assembler to print symbol values in the cross reference in hexadecimal instead of octal

PROC**AC**

Places subsequent code in procedure segment SEG/SEGR mode

REL**AC**

Sets assembly and loading mode to relocatable Not in SEG/SEGR mode

RLIT**LI**

Directs the assembler to optimize literal allocation for relative addressing modes (32R 64R 64V and 32I modes)

[label] SAY ASCII-text string**MD**

Cause the **text string** to be printed in the listing

SCT absolute-expression**MD**

Assembles selected code groups based on expression

value assembly condition

- 0** Assemble from the SCT statement to the first % marker then skip to the %/ line
- 1** Skip to the first % marker assemble from there to the second % marker then skip to // marker
- n** Skip to the nth % marker if any assemble from there to marker n+1 then skip to // marker If there is no nth% marker proceed as for -n
- n** Skip to the %2 marker if any and assemble from there to the next % marker then skip to the %/ line If there is no / 2 marker skip to %/ line

[label] SCTL expression-1 expression 2 MD

Assembles selected code groups based on comparison between expression-1 and the rest of the list. See SCT for expression values.

SDM absolute expression LO

Directs the loader to set its default addressing mode to expression.

expression

- 0** 16S mode
- 1** 32S mode
- 2** 64R mode
- 3** 32R mode

SEG AC

Directs the assembler to create a 64V segmented mode assembly module.

SFGR

Directs the assembler to create a 32I assembly module

[label] SETB start address size LO

Specifies the start address and the size of a base area for out of range indirect address links.

[label] SUBR symbol PL

Links entry points to external names used in CALL XAC or FXT. Synonomous with ENT pseudo-op.

[symbol] SET { expression [symbol expression] } SD

symbol-expression

Defines symbols whose values may be redefined during assembly.

[label] VFD absolute-expression-1 absolute-expression 2 DD

Permits 16 bit words to be formed in subfields of varying length by pairs of constants. The first expression gives the subfield size, the second gives the value.

[label] XAC symbol AD

Generates a 16 bit pointer to the external symbol.

[symbol] XSLT { expression [symbol expression] } SD

symbol expression,

Same as SET but symbols are not listed in the cross reference listing.

PMA ERROR MESSAGES

C00	INSTRUCTION IMPROPERLY TERMINATED
F00	ILLEGAL TERMINATOR ON ARGUMENT # EXPRESSION
F01	UNRECOGNIZED OPERATOR IN EXPRESSION
F02	FAKE PSUDO OP ENCOUNTERED
F03	OPERAND FIELD EMPTY. OPERAND REQUIRED
G00	GO TO OR BACK TO USED OUTSIDE OF MACRO OR ARGUMENT IS NOT SYMBOL
G01	END/ENDM PSUDO OP IS WITHIN GO TO OR BACK TO SKIP AREA
I00	TAG MODIFIER ILLEGAL ON CINERIC I/O OR SHIFT INSTRUCTION
I01	TAG MODIFIED FIELD NOT PERMITTED ON 32I MODE FIELD INSTRUCTION
I03	CAN'T MAKE THIS INSTRUCTION SHORT (#)
I04	ILLEGAL TAG MODIFIED FIELD ON 64V MODE INDEX CLASS INSTRUCTION
I05	IAC MODIFIED FIELD NOT PERMITTED ON 64V MODE BRANCH INSTRUCTION
I06	ILLEGAL INDIRECT OR INDEX SPECIFICATION WITH COMMON EXTERNAL SYMBOL
I07	INDEX SPECIFIED INVALID WITH AP/IP PSEUDO OP
I08	TAG MODIFIED FIELD NOT PERMITTED ON 32I MODE BRANCH INSTRUCTION
L00	IMPROPER LABEL (CONSTANT OR TERMINATOR IN LABEL FIELD)
L01	EXTERNAL VARIABLE DISALLOWED IN LITERALS
L02	ILLEGAL ARGUMENT IN FQU/SFI OR XSF
M00	SYMBOL MULTIPLE DEFINED
N00	END STATEMENT ENCOUNTERED WITHIN MACRO OR IF
O00	UNRECOGNIZED OPCODE OR IP ONLY OPCODE IN NON 32I MODE
O01	THIS MEMORY REFERENCE INSTRUCTION ONLY PERMITTED IN 64V MODE
O02	THIS MEMORY REFERENCE INSTRUCTION ONLY PERMITTED IN S/R MODE
P00	MISMATCHED PARENTHESIS
Q00	AP ONLY PERMITTED IN 64V/32I MODE
Q01	IP ONLY PERMITTED IN 64V/32I MODE
Q02	ENDM PSUDO OP DISALLOWED OUTSIDE OF MACRO DEFINITION
R00	ARITHMETIC STACK OVERFLOW. REDUCE THE COMPLEXITY OF THE EXPRESSION AND TRY AGAIN
R01	MULTIPLY DEFINED MACRO OR MACRO NAME FIELD EMPTY
S00	INSTRUCTION REQUIRES DISCRETIONALIZATION (LOAD MODE)

- S01:** INDIRECT DAC DISALLOWED IN C64R MODE
- S02:** 64V INSTRUCTION DISALLOWED IN C64R MODE
- T00:** SYNTAX ERROR IN 32I MODE IAG MODIFIED FIELD
- U00:** UNDEFINED SYMBOL IN ADDRESS FIELD OR EXPRESSION
- U01:** UNDEFINED SYMBOL IN 60RC OR 6SFTB
- V01:** CONTENTS OF BIT FIELD OUT OF RANGE
- V02:** UNRECOGNIZED OPERATOR IN EXPRESSION
- V03:** FUNCTION CODE OR DEVICE ADDRESS OUT OF RANGE IN I/O INSTRUCTION
- V04:** SHIFT COUNT OUT OF RANGE IN SHIFT INSTRUCTION
- V05:** NO COMMA FOLLOWS FAR SPECIFICATION IN FIELD ADDRESS INSTRUCTION
- V06:** NO COMMA FOLLOWS REGISTER # IN 32I MODE REGISTER GENERIC
- V07:** NO COMMA FOLLOWS REGISTER # IN 32I MODE FLOATING PT REGISTER GENERIC
- V08:** NO COMMA FOLLOWS REGISTER # IN 32I MODE BIT TEST INSTRUCTION
- V09:** NO COMMA FOLLOWS BIT # IN 32I MODE BIT TEST INSTRUCTION
- V10:** BAD DELIMITER IN 32I MODE CINRAL REGISTER MEMORY RFI/FNCF INSTRUCTION
- V11:** BAD DELIMITER IN 32I MODE SHIFT INSTRUCTION
- V12:** BAD SHIFT COUNT IN 32I MODE SHIFT INSTRUCTION
- V13:** ILLEGAL IAG MODIFIED FIELD FOR 32I MODE SHIFT INSTRUCTION
- V14:** BAD DELIMITER FOLLOWS REGISTER # IN 32I MODE PIO INSTRUCTION
- V15:** LABEL REQUIRED ON DIV/DIV/PSEUDO OP
- V16:** OPEN PARENTHESIS MISSING ON DIV/DIV ARGUMENT
- V17:** CLOSE PARENTHESIS MISSING ON DIV/DIV ARGUMENT
- V18:** LABEL REQUIRED ON IFTE/IFTI/IFVT/IFVI PSEUDO OP
- V19:** SYMBOL NOT FOUND IN IFTE/IFTI/IFVI/IFVF PSEUDO OP
- V20:** ABS/REL PSEUDO OP ILLEGAL IN SEC/SEG/R MODE
- V21:** SEG/SEG/R PSEUDO OP SPECIFIED AFTER CODE HAS BEEN GENERATED
- V22:** PROC/LINK SPECIFICATION ONLY ALLOWED IN SEG/SEC/R MODE
- V23:** FIELD OUT OF RANGE IN DDM PSEUDO OP
- V24:** ILLEGAL ARGUMENT FOLLOWS EXI PSEUDO OP
- V25:** END PSEUDO OP ENCONTERED WITHIN MACRO
- V26:** SYNTAX ERROR IN DYNM PSEUDO OP ARGMEN(S)
- V27:** ILLEGAL ARGUMENT FOLLOWED SUBR/ENI PSEUDO OP

-
- V28: 16 BITS NOT DEFINED BY VFD PSEUDO-OP (UNDEFINED BITS SET TO 0)
- V29: OPERAND MISSING OR UNRECOGNIZED OPERATOR IN EXPRESSION
- V30: UNTERMINATED CHARACTER STRING
- V31: VALUE OVERFLOW IN FLOATING POINT NORMALIZE
- V32: VALUE OVERFLOW IN FLOATING POINT (RE-) NORMALIZE
- V33: SIGNIFICANCE LOST IN SCALED BINARY DATUM
- V34: FLOATING POINT VALUE OUT OF RANGE
- V35: 'BCI' PSEUDO-OP REPEAT COUNT ERROR
- V36: ILLEGAL SYMBOL TYPE IN 'BCI' REPEAT COUNT SPECIFICATION
- V37: 'CALL' PSEUDO-OP FOLLOWED BY CONSTANT OR TERMINATOR
- V38: BAD ADDRESS FIELD FOLLOWING 'COMN' PSEUDO-OP
- V39: ILLEGAL REPEAT COUNT IN DATA DEFINITION PSEUDO-OP
- V40: ILLEGAL ARGUMENT FOLLOW DEC/OCT PSEUDO-OP
- V41: RLIT SPECIFIED AFTER CODE HAS BEEN GENERATED
- V42: WCS ENTRANCE OUT OF RANGE — MUST BE 0-63
- V43: SYML NOT PERMITTED AFTER CODE HAS BEEN GENERATED
- V44: SYML ONLY PERMITTED IN SEG/SEGR MODE
- X00: 32I MODE REGISTER SPECIFICATION ERROR
- Y00: PHASE ERROR — THE VALUE OF THE SYMBOL DEFINED ABOVE DIFFERS BETWEEN PASS 1 AND PASS 2
- Z00: ILLEGAL ABSOLUTE REFERENCE IN SEG/SEGR MODE
- Z01: ABSOLUTE REFERENCE OUTSIDE OF 0-7 DISALLOWED IN SEG
- Z02: ABSOLUTE REFERENCE IN AP/IP DISALLOWED
- Z03: ONLY 1 EXTERNAL NAME IS ALLOWED WITHIN AN EXPRESSION
- Z04: THE MODE ASSOCIATED WITH THE RESULT OF THE EXPRESSION IS ILLEGAL WITH SPECIFIED INSTRUCTION
- Z05: THE RESULTANT MODE OF THIS EXPRESSION IS ILLEGAL WHEN USED WITH THE SPECIFIED OPCODE OR PSEUDO-OP
- Z06: MORE THAN 1 OPERAND IS NON ABS/REL OR THE RIGHT-HAND OPERAND IS NON ABS/REL
- Z07: AN EXTERNAL NAME IS NOT PERMITTED
- Z08: NON-16-BIT INTEGER IS ILLEGAL IN AN EXPRESSION

INSTRUCTION SUMMARY

This chart contains a complete list of instructions for the Prime 100 through 500. Each instruction is followed by its octal code format, function information on addressing mode and hardware availability, and a one line description of the instruction.

The columns in the list are as follows:

R	RESTRICTIONS
	blank regular instruction
R	instruction causes a restricted mode fault if executed in other than right 0
P	instruction may cause a fault depending on address
W	writable control store instruction may be programmed in WCS to cause a fault
M	Machine specific — use only on specified CPU. Usually an instruction reserved for operating system such as EPM]
MNEM	a mnemonic name recognized by the assembler PMA
OPCODE	Octal operation code of the instruction. The codes are indented so that I/O instructions are isolated from generics and the memory reference and register instructions of the P500 are sorted apart from the MR instructions of the P100 400
RI	Register (R) and Immediate (I) forms available (P500 memory reference instructions only) Y = YES N = NO
FORM	Format of instruction
	MNEMONIC DEFINITION
	GEN Generic
	AP Address Pointer
	BRAN Branch
	IBRN I-mode Branch
	CHAR Character
	DECI Decimal
	PIO Programmed I/O
	SHFI Shift
	MR Memory Reference — non I mode
	MRFR Memory Reference — Floating Register
	MRNR Memory Reference — Non Register
	RGLN Register Generic

FUNC	Function of instruction	
MNEMONIC	DEFINITION	
ADMOD	Addressing Mode	
BRAN	Branch	
CHAR	Character	
CLEAR	Clear field	
DECI	Decimal Arithmetic	
FIELD	Field Register	
FLOAT	Floating Point Arithmetic	
INT	Integer	
INTGY	Integrity	
IO	Input/Output	
KEYS	Keys	
LOGIC	Logical Operations	
LTSTS	Logical Test and Set	
MCTL	Machine Control	
MOVE	Move	
PCTLJ	Program Control and Jump	
PRCEX	Process Exchange	
QUEUE	Queue Control	
SHIFT	Register Shift	
SKIP	Skip	

MODEL Addressing modes in which instruction functions as defined

S Sectorized

R Relative

V 64V (P400-P500)

I 32I (P500)

1 2 3 How instruction is implemented

Column 1 Prime 100 200 300 series

2 = Prime 400 series

3 = Prime 500 series

Codes are

- Not implemented Do not use this mnemonic on this CPU
- H Implemented by standard hardware
- O Implemented by hardware option or UII library if option is not present
- U Implemented by UII library
- A UII on 100 200 hardware on 300
- B Optional on 100 200 hardware on 300
- C Not implemented on 100 optional on 200 300
- D UII on 100 optional on 200 300
- E Not implemented on 100 hardware on 200 300
- F Not implemented on 100 200 hardware on 300
- G Not implemented on 100 optional on 200 hardware on 300

-
- C** How instruction affects C and I bits codes are
- C and I are unchanged
 - 1 C = unchanged, L = carry
 - 2 C = overflow status, L = carry
 - 3 C = overflow status, L = unspecified
 - 4 C = status extension L = unspecified
 - 5 C = result, L = unspecified
 - 6 C = unspecified L = unspecified
 - 7 C = loaded by instruction I = loaded by instruction
- CC** How instruction affects condition codes codes are
- condition codes are not altered
 - 1 condition codes are set to reflect the result of arithmetic operation or compare
 - 4 condition codes are set to reflect result of branch, compare or logicize operand state
 - 5 condition codes are indeterminant
 - 6 condition codes are loaded by instruction
 - 7 special results are shown in condition codes for this instruction

DESCRIPTION a brief description of the instruction

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	A)		MFCE	INT	I		H				Add Fullword
A1A		141206		GEN	INT	SRV	H	H	H	2	1	Add One to A
A2A		10		CF	INT	S V	H	H	H			Add Two to A
ABQ		141710		AP	QUEUE	V	—	H	H	—	7	Add to Bottom of Queue
ABQ		134		AI	QUEUE				H			Add to Bottom of Queue
ACA		141210		GEN	INT	SRV	H	H	H	2	1	Add C-Bit to A
ADD		00		MI	INT	S	I	H	H			Add
ADL		06 03		MR	INT	V	—	H	H	2	1	Add Long
ADI I		4 000		CFN	INT	V	—	H	H			Add Link Bit to L
ADLR		014		RGEN	INT	I	—	—	H	2	1	Add Link to R
AH		YY	YYC	INT	I			H				Add Halfword
ALFA 0		001301		GEN	FIELD	V	—	H	H	6	5	Add L to Field Address
ALFA 1		001311		CEN	FIELD	V		H	H	0		Add I to Field Address
ALL		0414XX		SHFT	SHIFT	SRV	H	H	H	4	—	A Left Logical
AIR		0410XX		SHFT	SHIFT	SRV	H	I	H			A Left Rotat
ALS		0415XX		SHFT	SHIFT	SRV	H	H	H	2	—	A Left Shift
ANA		0		MF	LOGIC	SRV	H	H	H	—	—	AND
ANL		03 03		MR	LOGIC	V	—	H	H	—	—	AND Long
ARFA 0		1c1		CEN	FIELD	I			H			Add R to Field Address
ARFA 1		171		RGEN	FIELD	I	—	—	H	6	—	Add R to Field Address
ARGT		000605		CEN	PCTIJ	VI	—	H	H	6	5	Argument Transfer

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	ARL	0404XX		SHI I	SHIFT	SRV	H	H	H	4	-	A Right Logical
	ARR	0406XX		SHF I	SHIFT	SRV	H	H	H	4	-	A Right Rotate
	ARS	0405XX		SHII I	SHII I	SRV	H	H	H	4	-	A Right Shift
	ATQ	141717		AP	QUEUE	V	-	H	H	-	7	Add to Top of Queue
	ATQ	135		AP	QUEUI	I	-	-	H	-	7	Add to Top of Queue
	BCEQ	141602		BRAN	BRAN	VI	-	H	H	-	-	Branch if CC = 0
	BCGE	141605		BRAN	BRAN	VI	-	H	H	-	-	Branch if CC ≥ 0
	BCGT	141601		BRAN	BRAN	VI	-	H	H	-	-	Branch if CC > 0
	BCLE	141600		BRAN	BRAN	VI	-	H	H	-	-	Branch if CC ≤ 0
	BCLT	141604		BRAN	BRAN	VI	-	H	H	-	-	Branch if CC < 0
	BCNE	141603		BRAN	BRAN	VI	-	H	H	-	-	Branch if CC •NE• 0
	BCR	141705		BRAN	BRAN	VI	-	H	H	-	-	Branch if C-Bit = 0
	BCS	141704		BRAN	BRAN	VI	-	H	H	-	-	Branch if C-Bit = 1
	BDX	140734		BRAN	BRAN	V	-	H	H	-	-	Decrement X and branch if X •NE• 0
	BDY	140724		BRAN	BRAN	V	-	H	H	-	-	Decrement Y and branch if Y •NE• 0
	BEQ	140612		BRAN	BRAN	V	-	H	H	-	4	Branch if A = 0
	BFEQ	141612		BRAN	BRAN	V	-	H	H	-	4	Branch if F = 0
	BFEQ	122		IBRN	BRAN	I	-	-	H	-	4	Branch if F = 0
	BFGE	141615		BRAN	BRAN	V	-	H	H	-	4	Branch if F = 0
	BFGE	125		IBRN	BRAN	I	-	-	H	-	4	Branch if F ≥ 0
	BFGT	141611		BRAN	BRAN	V	-	H	H	-	4	Branch if F ≥ 0

BFGT	121	IBRN	BRAN	I	-	-	H	-	4	Branch if F > 0
BFLE	111010	BRAN	BRAN	V	-	-	H	H	-	Branch if F < 0
BFLE	120	IBRN	BRAN	I	-	-	H	-	4	Branch if F ≤ 0
BFI T	111014	BRAN	BRAN	V	-	-	H	H	-	Branch if F = 0
BFLT	124	IBRN	BRAN	I	-	-	H	-	4	Branch if F < 0
BFNE	141013	BRAN	BRAN	V	-	-	H	H	-	Branch if F ≠ 0
BFNE	123	IBRN	BRAN	I	-	-	H	-	4	Branch if F ≠ 0
BGL	110015	BRAN	BRAN	V	-	-	H	H	-	Branch if A = 0
BGT	140611	BRAN	BRAN	V	-	-	H	H	-	Branch if A > 0
BHD1	114	IBRN	BRAN	I	-	-	H	-	-	Decrement H by One Branch if H ≠ 0
BHD2	145	IBRN	BRAN	I	-	-	H	-	-	Decrement H by Two Branch if H ≠ 0
BHD4	146	IBRN	BRAN	I	-	-	H	-	-	Decrement H by Four Branch if H ≠ 0
BHEQ	112	IBRN	BRAN	I	-	-	H	-	4	Branch if H = 0
BHGE	105	IBRN	BRAN	I	-	-	H	-	4	Branch if H ≥ 0
BHGT	111	IBRN	BRAN	I	-	-	H	-	4	Branch if H > 0
BHI1	110	IBRN	BRAN	I	-	-	H	-	-	Increment H by One Branch if H ≠ 0
BHI2	141	IBRN	BRAN	I	-	-	H	-	-	Increment H by Two, Branch if H ≠ 0
BHI4	11	IBRN	BRAN	I	-	-	H	-	-	Increment H by One Branch if H ≠ 0
BHLE	110	IBRN	BRAN	I	-	-	H	-	4	Branch if H ≤ 0
BHI 1	101	IBRN	BRAN	I	-	-	H	-	1	Branch if H = 0
BHNE	113	IBRN	BRAN	I	-	-	H	-	4	Branch if H is not equal to 0
BIX	141334	BRAN	BRAN	V	-	-	H	H	-	Increment X and Branch if X ≠ 0

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	BIY	140324		BRAN	BRAN	V	—	H	H	—	—	Increment Y and Branch if Y •NE• 0
	BLE	140610		BRAN	BRAN	V	—	H	H	—	4	Branch if A ≤ 0
	BLEQ	140702		BRAN	BRAN	V	—	H	H	—	1	Branch if L = 0
	BLGE	140615		BRAN	BRAN	V	—	H	H	—	4	Branch if L ≥ 0
	BLGT	140701		BRAN	BRAN	V	—	H	H	—	1	Branch if L > 0
	BLLE	140700		BRAN	BRAN	V	—	H	H	—	4	Branch if L ≤ 0
	BLLT	140614		BRAN	BRAN	V	—	H	H	—	1	Branch if L > 0
	BLNE	140703		BRAN	BRAN	V	—	H	H	—	4	Branch if L •NE• 0
	BLR	141707		BRAN	BRAN	VI	—	H	H	—	—	Branch if L-Bit = 0
	BLS	141706		BRAN	BRAN	VI	—	H	H	—	—	Branch if L-Bit = 1 (Set)
	BLT	140611		BRAN	BRAN	V	—	H	H	—	1	Branch if A = 0
	BMEQ	141602		BRAN	BRAN	VI	—	H	H	—	—	Branch if Magnitude = 0
	BMGL	141706		BRAN	BRAN	VI	—	H	H	—	—	Branch if Magnitude is ≥ 0
	BMGT	141710		BRAN	BRAN	VI	—	H	H	—	—	Branch if Magnitude is > 0
	BMLE	141711		BRAN	BRAN	VI	—	H	H	—	—	Branch if Magnitude is < 0
	BMLT	141707		BRAN	BRAN	VI	—	H	H	—	—	Branch if Magnitude is < 0
	BMNE	141603		BRAN	BRAN	VI	—	H	H	—	—	Branch if Magnitude is •NE• 0
	BNE	140613		BRAN	BRAN	V	—	H	H	—	4	Branch if A •NE• 0
	BRBR	040 077		IBRN	BRAN	I	—	—	H	—	—	Branch if R bit n = 0
	BRBS	000-037		IBRN	BRAN	I	—	—	H	—	—	Branch if R bit n = 1
	BRD1	134		IBRN	BRAN	I	—	—	H	—	—	Decrement R by One: Branch if R •NE• 0

BRD2	135	IBRN	BRAN	I	- - H - -	Decrement R by Two, Branch if R •NE• 0	
BRD4	136	IBRN	BRAN	I	- - H - -	Decrement R by Four, Branch if R •NL• 0	
BREQ	102	IBRN	BRAN	I	- - H - 4	Branch if R = 0	
BRGL	103	IBRN	BRAN	I	- - H - 1	Branch if R < 0	
BRGT	101	IBRN	BRAN	I	- - H - 4	Branch if R > 0	
BRI1	150	IBRN	BRAN	I	- - H - -	Increment R by one and branch if •NE• 0	
BRI2	131	IBRN	BRAN	I	- - H - -	Increment R by 2 and branch if •NE• 0	
BRI4	132	IBRN	BRAN	I	- - H - -	Increment R by 4 and branch if •NE• 0	
BRLE	100	IBRN	BRAN	I	- - H - 4	Branch if R ≤ 0	
BRLT	104	IBRN	BRAN	I	- - H - 4	Branch if R = 0	
BRNE	103	IBRN	BRAN	I	- - H - 4	Branch if R •NE• 0	
G	61	YY	MKGR	IN1	I	- H 1 1	Compare Fullword
R CAI	000411	GEN	IO	SRVI	H H H - -	Clear Active Interrupt	
CAL	141050	GEN	CFLAK	SRV	H H H - -	Clear A Left	
CALF	000705	AP	PCTLJ	VI	- H H 6 5	Call Fault Handler	
CAR	141041	CIN	CFLAK	SRV	H H H - -	Clear A Right Byte	
CAS	11	MR	SKIP	SRV	H H H 1 1	Compare A and Skip	
CAZ	140_14	CIN	SKIP	SRV	H H H 1 1	Compare A with Zero	
CEA	000111	GEN	PCTLJ	SR	H H H - -	Compute Effective Address	
CGI	001311	GEN	BRAN	V	- H H C 3	Computed GOTO	
CGT	026	RGEN	BRAN	I	- - H - 7	Computed GOTO	
CH	71	YY	MRGR	IN1	I	- - H 1 1	Compare Halfword

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	CHS	140024		GEN	INT	SRV	H	H	H	—	—	Change Sign
	CHS	040		RGEN	INT	I	—	—	H	—	—	Change Sign
	CLS	11 03		MR	LOGIC	V	—	H	H	1	1	Compare L and Skip
	CMA	140401		GEN	LOGIC	SRV	H	H	H	—	—	Complement A
	CMH	045		RGEN	LOGIC	I	—	—	H	—	—	Complement H
	CMR	44		RGEN	LOGIC	I	—	—	H	—	—	Complement R
	CR	056		RGEN	CLEAR	I	—	—	H	—	—	Clear
	CRA	140040		GEN	CLEAR	SRV	H	H	H	—	—	Clear A
	CRB	110015		GEN	CLEAR	SRV	H	H	H	—	—	Clear B
	CRBL	062		RGEN	CLEAR	I	—	—	H	—	—	Clear High Byte 1 Left
	CRBR	063		RGEN	CLEAR	I	—	—	H	—	—	Clear High Byte 2 Right
	CRE	141404		GEN	CLEAR	V	—	H	H	—	—	Clear E
	CREP	10 02		MR	PC[11]	R	A	H	H	—	—	Call Recursive Entry Procedure
	CRHL	054		RGEN	CLEAR	I	—	—	H	—	—	Clear Left Half Register
	CRHR	055		RGEN	CLEAR	I	—	—	H	—	—	Clear Right Half Register
	CRL	140010		GEN	CLEAR	SRV	H	H	H	—	—	Clear L
	CRLE	111'10		GEN	CLEAR	V	—	H	H	—	—	Clear L and E
	CSA	140320		GEN	MOVF	SRV	H	H	H	5	—	Copy Sign of A
	CSR	041		RGEN	MOV1	I	—	—	H	5	—	Copy Sign of R
R	CXCS	001714		GEN	MCTI	VI	—	H	H	6	5	Control Extended Control Store
D	62	YY	MRGR	INI	I	—	—	H	3	5	Divide Fullword	

DAD	06	MR	INI	SR	B	H	H	2	1	Double Add	
DBI	000007	CIN	INI	SR	H	H	H	—	—	Intel Double Precision Mode	
DBLE	106	RGIN	FIPT	I	—	—	H	—	—	Convert Single to Double Float	
DFA	13 17	YY	MKEK	FIPI	I	—	—	H	3	Double Floating Add	
DFAD	06 02	MR	FIPT	RV	A	H	H	3	5	Double Floating Add	
DFC	05 07	YY	MRIER	FIPI	I	—	—	H	—	Double Floating Compare	
DFCM	140574	GIN	FIPT	RV	C	H	H	3	5	Double Floating Complement	
DFCM	111	RGIN	FIPI	I	—	—	H	3	—	Double Floating Complement	
DFCS	11 02	MR	FIPT	RV	A	H	H	6	5	Double Floating Compare and Skip	
DFD	31 33	YY	MRIER	FIPT	I	—	—	H	3	Double Floating Divide	
DFDV	17 02	MR	FIPI	RV	D	H	H	3	5	Double Floating Divide	
DII	01 03	YY	MKEK	FIPI	I	—	—	H	—	Double Floating Load	
DFLD	02 02	MR	FIPI	RV	A	H	H	—	—	Double Floating Load	
DFLX	13 07	MR	FIPI	V	—	H	H	—	—	Load Double Floating Index	
DFM	25 27	YY	MRIER	FIPI	I	—	—	H	3	5	Double Floating Multiply
DFMP	10 07	MK	FIPI	RV	D	H	H	3	5	Double Floating Multiply	
DFS	21 23	YY	MRIER	FLPT	I	—	—	H	3	5	Double Floating Subtract
DFSB	0 0_	MR	FIPT	RV	A	H	H	3	5	Double Floating Subtract	
DFST	11 13	NN	MRIER	FIPT	I	—	—	H	—	—	Double Floating Store
DHSI	01 07	MK	FIPI	RV	V	H	H	—	—	Double Floating Store	
DH	72	YY	MRCR	INI	I	—	—	H	3	5	Divide Halfword
DH1	130	RGIN	INI	I	—	—	H	2	1	Decrement H by 1	

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	DH2	131		RGFN	INT	I	—	—	H	—	1	Decrement H by 2
	DIV	17		MR	INT	V	—	H	H	3	5	Divide
	DIV	17		MR	INT	SR	B	H	H	3	5	Divide
	DLD	02		MR	MOVE	SR	B	H	H	—	—	Double Load
	DM	60	NN	MRNR	INT	I	—	—	H	—	1	Decrement Fullword
	DMH	70	NN	MRNR	INT	I	—	—	H	—	1	Decrement Halfword
	DR1	124		RGEN	INT	I	—	—	H	2	1	Decrement R by One
	DR2	125		RGEN	INT	I	—	—	H	2	1	Decrement R by Two
	DRX	140210		GLN	SKIP	SRV	H	H	H	—	—	Decrement and Replace X
	DSB	07		MR	INT	SR	B	H	H	2	1	Double Subtract
	DST	04		MR	MOVF	SR	B	H	H	—	—	Double Store
	DVL	17 03		MR	INT	V	—	H	H	3	5	Divide Long
	E16S	000011		CEN	ADMOD	SRVI	H	H	H	—	—	Enter 16S Mode
	E32I	001010		GEN	ADMOD	SRVI	—	—	H	—	—	Enter 32I Mode
	E32R	001013		GEN	ADMOD	SRVI	H	H	H	—	—	Enter 32R Mode
	E32S	000013		GEN	ADMOD	SRVI	H	H	H	—	—	Enter 32S Mode
	E64R	001011		GEN	ADMOD	SRVI	H	H	H	—	—	Enter 64R Mode
	E64V	000010		GEN	ADMOD	SRVI	—	H	H	—	—	Enter 64V Mode
	EAA	01 01		MR	MOVF	R	A	H	H	—	—	Effective Address to A
	EAFA 0	001300		AP	FIELD	VI	—	H	H	—	—	Effective Address to Field Address Register 0

EAFA 1	001310	AP	I H D	VI	-	H	H	-	-	Effective Address to Field Address Register 1
EAL	01 01	MR	PCTIJ	V	-	H	H	-	-	Effective Address to L
EALB	12	NN	MRNR	PCTIJ	I	-	H	-	-	Effective Address to LB
EALB	13 02	MR	PCTIJ	V	-	H	H	-	-	Effective Address to LB
EAR	63	NN	MRGR	PCTIJ	I	-	-	H	-	Effective Address to R
EAXB	52	NN	MRNR	PCTIJ	I	-	-	H	-	Effective Address to XB
EAXB	12 02	MR	PCTIJ	V	-	H	H	-	-	Effective Address to XB
R EIO	34	NN	MRGR	IO	I	-	-	H	-	7 Execute I/O
R EIO	14 01	MR	IO	V	-	H	H	-	7	Execute I/O
R EMCM	000503	GFN	IN PGY	SRVI	E	H	H	-	-	Enter Machine Check Mode
R ENB	000401	GN	IO	SRVI	H	H	H	-	-	Enable Interrupts
ENTR	01 03	MR	PCTLJ	R	A	H	H	-	-	Enter Recursive Procedure Stack
EPMJ	000217	MR	MCTI	SR	H	-	-	-	-	Enter Paging Mode and Jump
R EPMX	000237	MR	MCTL	SR	H	-	-	-	-	Enter Paging Mode and Jump to XCS
ERA	05	MR	LOGIC	SRV	H	H	H	-	-	Exclusive OR to A
ERL	05 03	MR	LOGIC	V	-	H	H	-	-	Exclusive OR to L
R ERMJ	000701	MR	MCTI	SR	H	-	-	-	-	Enter Restricted Execution Mode and Jump
R ERMX	000721	MR	MCIL	SR	H	-	-	-	-	Enter Restricted Execution Mode and Jump to WCS
R ESIM	000415	GEN	IO	SRVI	H	H	H	-	-	Enter Standard Interrupt Mode

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
R	EVIM	000417		C FN	IO	SRVI	H	H	H	-	-	Enter Vectored Interrupt Mode
R	EVMJ	000703		MR	MCTI	SR	I	-	-	-	-	Enter Vectored Mode and Jump
R	EVMX	000773		MR	MCTI	SR	I	-	-	-	-	Enter Virtual Mode and Jump to WCS
	FA	14 16	YY	MRFR	FLPT	I	-	-	H	3	5	Floating Add
	FAD	06 01		MR	FIPI	RV	A	H	H	3	5	Floating Add
	FC	04 06	YY	MRFR	FLPT	I	-	-	H	-	1	Floating Compare
	FCM	140130		C FN	FIPT	RV	C	H	H	3	5	Floating Complement
	FCM	100		RGFN	FLPT	I	-	-	H	3	5	Floating Complement
	FCS	11 01		MR	FIPT	RV	A	H	H	6	5	Floating Compare and Skip
	FD	30 32	YY	MRFR	FLPT	I	-	-	H	3	5	Floating Divide
	FDBL	110016		C FN	FIPT	V	-	H	H	-	-	Convert Single to Double Float
	FDV	17 01		MR	FLPT	RV	D	H	H	3	5	Floating Divide
	FL	00 02	YY	MRI R	FIPT	I	-	-	H	-	-	Floating Load
	FLD	02 01		MR	FIPI	RV	A	H	H	-	-	Floating Load
	FLOT	140150		C FN	IIPI	R	C	H	H	3	5	Convert 31-Bit Integer to Float
	FLT	105 115		RGEN	FIPT	I	-	-	H	3	5	Convert Integer to Floating
	FLTA	140532		C FN	FIPI	V	-	H	H	3	5	Convert Integer to Floating
	FLTH	102 112		RGFN	ILPT	I	-	-	H	3	5	Convert Halfword to Floating
	FLTL	140133		C FN	IIPI	V	-	H	H	3	5	Convert Long Integer to Floating
	FLX	15 01		MR	IIPT	RV	A	H	H	-	-	Load Double Word Index
	FM	24 26	YY	MRFR	FLPI	I	-	-	H	3	5	Floating Multiply

FMP	16 01	MR	HPI	RV	D H H 3 5	Floating Multiply	
FRN	140534	C N	HPI	RV	D H H 3 5	Floating Round	
FRN	107	RGN	HPI	I	— — H 3 5	Floating Round	
FS	20 2	YY	MKEK	HPI	I	— — H 3 5	Floating Subtract
FSB	07 01	MR	FPI	RV	A H H 3 5	Floating Subtract	
FSGT	140515	C N	HPI	RV	C H H — —	Floating Skip if 0	
FSLE	140514	GN	HPI	RV	C H H — —	Floating Skip < 0	
FSMI	140 12	C N	HPI	RV	C H H — —	Floating Skip if Minus	
FSNZ	140511	GLN	HPI	RV	C H H — —	Floating Skip if Not Zero	
FSPL	140 13	GN	HPI	RV	C H H — —	Floating Skip if Plus	
FST	10 12	NN	MRIR	FPI	I — — H 3 —	Floating Store	
FSI	04 01	MR	HPI	RV	A H H 3 —	Floating Store	
FSZE	140510	GEN	FLPI	RV	C H H — —	Floating Skip if Zero	
R HLT	000000	C N	MCII	SRVI	H H H — —	Halt	
I	41	YN	MRGR	MOVF	I — — H — —	Interchange Register and Memory-Fullword	
IAB	000_01	C N	MOVI	SRV	H H H — —	Interchange A and B	
ICA	141340	GFN	MOVE	SRV	H H H — —	Interchange Characters in A	
ICBI	065	RC N	MOVI	I — — H — —	Interchange Bytes and Clear Left		
ICBR	066	RGN	MOVI	I — — H — —	Interchange Bytes and Clear Right		
ICHI	060	RC N	MOVI	I — — H — —	Interchange Halves and Clear Left		
ICHR	061	RGEN	MOVE	I — — H — —	Interchange Halves and Clear Right		

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	ICL	141140		GEN	MOV1	SRV	H	H	H	-	-	Interchange and Clear Left
	ICR	141240		GEN	MOVE	SRV	H	H	H	-	-	Interchange and Clear Right
	IH	31	YN	MRGR	MOV1	I	-	-	H	-	-	Interchange Register and Memory Halfword
	IH1	126		RGEN	INT	I	-	-	H	2	1	Increment by One
	IH2	127		RGEN	INT	I	-	-	H	-	1	Increment by Two
	ILE	141414		GEN	MOVF	V	-	H	H	-	-	Interchange L and E
	IM	40	NN	MRNR	INT	I	-	-	H	-	1	Increment Fullword
	IMA	13		MR	MOVE	SRV	H	H	H	-	-	Interchange Memory and A
	IMH	50	NN	MRNR	INT	I	-	-	H	-	1	Increment Halfword
R	INA	54		PIO	IO	SR	H	H	H	-	-	Input to A
R	INBC	001217		AP	PRC1X	VI	-	H	H	6	3	Interrupt Notify
R	INBN	001215		AP	PRCEX	VI	-	H	H	6	5	Interrupt Notify
R	INEC	00116		AP	PRC1X	VI	-	H	H	6	5	Interrupt Notify
R	INEN	001214		AP	PRCEX	VI	-	H	H	6	5	Interrupt Notify
R	INH	001001		GEN	IO	SRVI	H	H	H	-	-	Inhibit Interrupts
	INK	000043		GEN	KEYS	SR	H	H	H	-	-	Input Keys
	INK	070		RCUN	KEYS	I	-	-	H	-	-	Save Keys
	INT	140554		GEN	FIPT	R	C	H	H	3	5	Convert Floating to Integer
	INT	103113		RGEN	FIPI	I	-	-	H	3	5	Convert Floating to Integer
	INTA	140531		GEN	FLPT	V	-	H	H	3	5	Convert Floating to Integer

INTH	001 111	RGEN	FLPT	I	- - H	3	5	Convert Floating to Halfword Integer
INTL	140533	GEN	FLPT	V	- H H	3	5	Convert Floating to Integer Long
IR1	12-	RGEN	INT	I	- - H	-	1	Increment R by One
IR2	123	RGEN	INT	I	- - H	2	1	Increment R by Two
IRB	061	RGEN	MOVE	I	- - H	-	-	Interchange Bytes
IRH	057	RGEN	MOVE	I	- - H	-	-	Interchange Halves
IRS	12	MR	SKIP	SRV	H H H	-	-	Increment Memory Replace and Skip
R IRTC	000603	GEN	IO	VI	- H H	7	6	Interrupt Return
R IR1N	000601	GEN	IO	VI	- H H	-	6	Interrupt Return
IRX	140114	GEN	SKIP	SRV	H H H	-	-	Increment and Replace X
R ITLB	000615	GEN	MCU	VI	- H H	-	-	Invalidate S11B entry
JDX	15 02	MR	PCTLJ	R	A H H	-	-	Jump and Decrement X
JEQ	02 01	MR	PCTLJ	R	A H H	-	-	Jump if = 0
JGE	07 03	MR	PCTLJ	R	A H H	-	-	Jump if ≥ 0
JGT	05 03	MR	PCTLJ	R	A H H	-	-	Jump if > 0
JIX	15 03	MR	PCTLJ	R	A H H	-	-	Jump and Increment X
JLE	04 03	MR	PCTLJ	R	A H H	-	-	Jump if ≤ 0
JLT	06 03	MR	PCTLJ	R	A H H	-	-	Jump if < 0
JMP	51	NN	MRNR	PCTLJ	I	- - H	-	Jump
JMP	01	MR	PCTLJ	SRV	H H H	-	-	Jump
JNL	03 03	MR	PCTLJ	R	A H H	-	-	Jump if •NE• 0
JSR	73	NN	MRGR	PCTLJ	I	- - H	-	Jump to Subroutine

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	JST	10		MR	PC11]	SRV	H	H	H	—	—	Jump and Store PC
	JSX	35 03		MR	PCT1]	RV	H	H	H	—	—	Jump and Store Return in X
	JSXB	61	NN	MRNR	PCT1]	I	—	H	H	—	—	Jump and Store Return in XB
	JSXB	14 02		MR	PCT1]	V	—	H	H	—	—	Jump and Store Return in XB
	JSY	14		MR	PCT1]	V	—	H	H	—	—	Jump and Store Return in Y
	L	01	YY	MRCR	MOVE	I	—	—	H	—	—	Load
	LCEQ	141503		CIN	LTS1S	V	—	H	H	—	—	Test CC Equal to 0 and Set A
	LCEQ	153		RGEN	LTS1S	I	—	—	H	—	—	Test CC = 0 and Set R
	LCGE	141504		CIN	LTS1S	V	—	H	H	—	—	Test CC > 0 and Set A
	LCGE	154		RGEN	LTS1S	I	—	—	H	—	—	Test CC ≥ 0 and Set R
	LCGT	141505		CIN	LTS1S	V	—	H	H	—	—	Test CC < 0 and Set A
	LCGT	155		RGEN	LTS1S	I	—	—	H	—	—	Test CC > 0 and Set R
	LCIL	141501		CIN	LTS1S	V	—	H	H	—	—	Test CC = 0 and Set A
	LCLE	151		RGEN	LTS1S	I	—	—	H	—	—	Test CC ≤ 0 and Set R
	LCLT	141500		CIN	LTS1S	V	—	H	H	—	—	Test CC = 0 and Set A
	LCLT	150		RGEN	LTS1S	I	—	—	H	—	—	Test CC < 0 and Set R
	LCNE	141502		CIN	LTS1S	V	—	H	H	—	—	Test CC •NL• 0 and Set A
	LCNE	152		RGEN	LTS1S	I	—	—	H	—	—	Test CC •NE• 0 and Set R
	LDA	02		Mk	MOVI	SRV	H	H	H	—	—	Load A
	LDAR	44	NN	MRGR	MOVE	I	—	—	H	—	—	Load From Addressed Register
	LDC 0	162		RGEN	CHAR	I	—	H	H	—	7	Load Character

LDC 1	172	RGEN	CHAR	I	-	-	H	-	7	Load Character
LDC 0	001302	CHAR	CHAR	V	-	H	H	-	-	Load Character
LDC 1	001312	CHAR	CHAR	V	-	H	H	-	7	Load Character
LDI	0 03	MK	MOVI	V	-	H	H	-	-	Load Long
P LDR	05 01	MR	MOVF	V	-	H	H	-	-	Load From Addressed Register
LDX	3	MK	MOVE	SRV	H	H	H	-	-	Load X
LDY	35 01	MR	MOVF	V	-	H	H	-	-	Load Y
IFQ	110413	CIN	LTSTS	SRV	H	H	H	-	1	Test A = 0 Set A
LEQ	003	RGFN	LTSTS	I	-	-	H	-	4	Test R = 0, Set R
LF	110410	CIN	LTSTS	SRV	H	H	H	-	4	Logic Set A False
LF	016	RCIN	LTSTS	I	-	-	H	-	4	Logic Set R False
LFIQ	111113	CIN	LTSTS	V	-	H	H	-	1	Test I = 0 Set A
LFEQ	023033	RCIN	LTSTS	I	-	-	H	-	4	Test F = 0, Set R
IFGE	141114	CIN	LTSTS	V	-	H	H	-	4	Test F ≥ 0 Set A
LFGE	024034	RCIN	LTSTS	I	-	-	H	-	4	Test F ≥ 0, Set R
IFG1	1111	CIN	LTSTS	V	-	H	H	-	1	Test F = 0 Set A
LFGT	025035	RCIN	LTSTS	I	-	-	H	-	4	Test F > 0, Set R
IFLE	141111	CIN	LTSTS	V	-	H	H	-	4	Test F = 0 Set A
LFLE	021031	RCIN	LTSTS	I	-	-	H	-	4	Test F ≤ 0, Set R
III 0	001303	BKAN	FIELD	VI	-	H	H	-	-	Load Field Length Register 0
LFL1 1	001313	BRAN	FIELD	VI	-	H	H	-	-	Load Field Length Register 1
LFLT	111110	CIN	LTSTS	V	-	H	H	-	4	Test F = 0 Set A

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	LFLT	020 030		RGFN	LTSTS	I	—	—	H	—	4	Test F = 0, Set R
	LFNE	141112		GEN	LTSTS	V	—	H	H	—	4	Test F •NE• 0; Set A
	LFNE	022,032		RGEN	LTSTS	I	—	—	H	—	4	Test F •NE• 0 Set R
	LGE	140414		GEN	LTSTS	SRV	H	H	H	—	4	Test A ≥ 0; Set A
	LGE	004		RCLN	LTSTS	I	—	—	H	—	4	Test R = 0, Set R
	LGT	140415		GEN	LTSTS	SRV	H	H	H	—	4	Test A > 0; Set A
	LGT	005		RCLN	LTSTS	I	—	—	H	—	4	Test R = 0 Set R
	LH	11	YY	MRGR	MOVE	I	—	—	H	—	—	Load Halfword
	LHEQ	013		RCLN	LTSTS	I	—	—	H	—	4	Test H = 0, Set H
	LHGE	004		RGEN	LTSTS	I	—	—	H	—	4	Test H ≥ 0; Set H
	LHGT	015		RGLN	LTSTS	I	—	—	H	—	4	Test H = 0 Set H
	LHL1	04	YN	MRGR	MOVE	I	—	—	H	—	—	Load Halfword Left Shifted by 1
	LHL2	14	YN	MRCR	MOVI	I	—	—	H	—	—	Load Halfword Left Shifted by 2
	LHLE	011		RGEN	LTSTS	I	—	—	H	—	4	Test H ≤ 0; Set H
	LHLT	000		RGFN	LTSTS	I	—	—	H	—	4	Test H = 0 Set H
	LHNE	012		RGEN	LTSTS	I	—	—	H	—	4	Test H •NE• 0; Set H
R	LIOT	000044		AP	MCTI	VI	—	—	H	6	5	Load I/O TLB (Prime 750 only)
	LLE	140411		GEN	LTSTS	SRV	H	H	H	—	4	Test A ≤ 0; Set A
	LLE	001		RGFN	LTSTS	I	—	—	H	—	4	Test R ≤ 0, Set R
	LLEQ	141513		GEN	LTSTS	V	—	H	H	—	4	Test L = 0; Set A
	LLGE	140414		GEN	LTSTS	V	—	H	H	—	4	Test L ≥ 0, Set A

LLGT	141515	GEN	LTSTS	V	—	H	H	—	4	Test L > 0; Set A
LLL	0410XX	SHFT	SHIFT	SRV	H	H	H	4	—	Long Left Logical
LLLE	141511	GEN	LTSTS	V	—	H	H	—	4	Test L ≤ 0; Set A
LLLT	140410	GEN	LTSTS	V	—	H	H	—	4	Test L < 0; Set A
LLNE	141512	GEN	LTSTS	V	—	H	H	—	4	Test L •NE• 0; Set A
LLR	0412XX	SHFT	SHIFT	SRV	H	H	H	4	—	Long Left Rotate
LLS	0411XX	SHFT	SHIFT	SRV	H	H	H	2	—	Long Left Shift
LLT	140410	GEN	LTSTS	SRV	H	H	H	—	4	Test A < 0; Set A
LLT	000	RGEN	LTSTS	I	—	—	H	—	4	Test R < 0; Set R
R LMCM	000501	GEN	INTGY	SRVI	E	H	H	—	—	Leave Machine Check Mode
LNE	140412	GEN	LTSTS	SRV	H	H	H	—	4	Test A •NE• 0; Set A
LNE	002	RGEN	LTSTS	I	—	—	H	—	4	Test R •NE• 0; Set R
R LPID	000617	GEN	MCTL	VI	—	H	H	—	—	Load Process ID
R LPMJ	000215	MR	MCTL	SR	F	—	—	—	—	Leave Paging Mode and Jump
R LPMX	000235	MR	MCTL	SR	F	—	—	—	—	Leave Paging Mode and Jump to XCS
R LPSW	000711	AP	MCTL	VI	—	H	H	7	6	Load Program Status Word
LRL	0400XX	SHFT	SHIFT	SRV	H	H	H	4	—	Long Right Logical
LRR	0402XX	SHFT	SHIFT	SRV	H	H	H	4	—	Long Right Rotate
LRS	0401XX	SHFT	SHIFT	SRV	H	H	H	4	—	Long Right Shift
LT	140417	GEN	LTSTS	SRV	H	H	H	—	4	Set A = 1
LT	017	RGEN	LTSTS	I	—	—	H	—	4	Set R = 1
R LWCS	001710	GEN	MCTL	VI	—	H	H	6	5	Load Writable Control Store

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	M	L	YY	MKCK	INT	I	—	—	H	3	—	Multiply Fullword
R	MDEI	001304		CIN	INTCY	VI	—	H	H	6	5	Memory Diagnostic Enable Interleave
R	MDII	00130		CIN	INTCY	VI	—	H	H	6	5	Inhibit Interleaved
R	MDIW	001324		CIN	INTCY	VI	—	H	H	6	5	Write Interleaved
R	MDRS	001306		CIN	INTCY	VI	—	H	H	6	5	Read Syndrome Bits
R	MDWC	001307		GIN	INTCY	VI	—	H	H	6	5	Load Write Control Register
	MII	—	YY	MKCK	INT	I	—	—	H	3	—	Multiply Halfword
	MIA	64	NN	MRCR	MCII	I	—	—	H	—	—	Microcode Entrance
	MIA	12 01		MK	MCII	V	—	H	H	—	—	Microcode Entrance
	MIB	74	NN	MRGR	MCII	I	—	—	H	—	—	Microcode Entrance
	MIB	13 01		MK	MCII	V	—	H	H	—	—	Microcode Entrance
	MPL	16 03		MR	INT	V	—	H	H	3	—	Multiply Long
	MPY	16		MK	INT	V	—	H	H	3	—	Multiply
	MPY	16		MR	INT	SR	B	H	H	3	—	Multiply
N	03	YY	MKCK	LOCK	I	—	—	H	—	—	—	AND Fullword
R	NFYB	001211		AP	PRCFX	VI	—	H	H	6	5	Notify
R	NFYE	001210		AP	PRCFX	VI	—	H	H	6	5	Notify
	NH	13	YY	MRGR	LOGIC	I	—	—	H	—	—	AND Halfword
	NOP	000001		CIN	MCII	SRVI	H	H	H	—	—	No Operation
	NRM	000101		GEN	INT	SR	H	H	H	—	—	Normalize
O	23	YY	MRGR	LOGIC	I	—	—	H	—	—	—	OR Fullword

R	OCP	14	PIO	IO	SR	H	H	H	-	-	Output Control Pulse
	OH	33	YY	MKCK	LOCIC	I		H	-	-	OR Halfword
	ORA	03 02		MR	LOCIC	V	-	H	H	-	Inclusive OR
R	OIA	74		PIO	IO	SR	H	H	H		Output from A
	OTK	000405	CIN	KIYS	SR	H	H	H	7	6	Restore Keys
	OTK	071	RCIN	KEYS	I			H	-	6	Restore Keys
	PCL	41	NN	MRNK	PCIIJ	I	-	-	H	6	Procedure Call
	PGI	10 0	Mk	FCIIJ	V		H	H	-		Procedure Call
	PID	000211	CIN	INT	SR	B	H	H	-	-	Position for Integer Divide
	PID	0	RCIN	INT	I	-	-	H	-		Position for Integer Divide
	PIDA	000115	CIN	INT	V	-	H	H	-	-	Position for Integer Divide
	PIDH	073	RCIN	INT	I	-	-	H	-	-	Position for Integer Divide
	PIDL	000305	CIN	INT	V	-	H	H	-	-	Position Long for Integer Divide
	PIM	000205	CEN	INT	SR	B	H	H	-	-	Position After Multiply
	PIM	50	RCEN	INT	I	-	-	H	3	5	Position After Multiply
	PIMA	000015	CEN	INT	V	-	H	H	3		Position After Multiply
	PIMH	51	RCEN	INT	I	-	-	H	3	5	Position After Multiply
	PIML	000301	CIN	INT	V	-	H	H	3		Position After Multiply Long
	PRIN	000611	CIN	PCIIJ	VI	-	H	H	7	6	Procedure Return
R	PTLB	000064	CEN	MCII	VI	-	-	H	-		Purge TIB (Prime 750 only)
	RBQ	141715	AP	QUFUF	V	-	H	H	-	7	Remove From Bottom of Queue
	RBQ	133	AP	RCIN	I	-	-	H	-	7	Remove From Bottom of Queue

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	RCB	140200		GFN	KFYS	SRVI	H	H	H	5	-	Clear C Bit (Reset)
R	RMC	000021		GFN	INTGY	SRVI	F	H	H	-	-	Clear Machine Check
	ROT	24	NN	MRCK	SHIFT	I	-	-	H	4	-	Rotate
	RRST	000717		AP	MCTI	VI	-	H	H	-	-	Register Restore
	RSAV	000715		AP	MCTI	VI	-	H	H	-	-	Register Save
	RTN	000105		GIN	PCTLJ	SR	H	H	H	-	-	Return
	RTQ	111714		AP	QUFUF	V	-	H	H	-	7	Remove From Top of Queue
	RTQ	132		RGFN	QUFUF	I	-	-	H	-	7	Remove From Top of Queue
S	22	YY	MRCR	INI		I	-	-	H	2	1	Subtract Fullword
S1A	140110		GFN	INT		SRV	H	H	H	2	1	Subtract One from A
S2A	140310		CFN	INI		SRV	H	H	H	2	1	Subtract Two from A
SAR	10026X		GFN	SKIP		SRV	H	H	H	-	-	Skip on A Bit Clear
SAS	10126X		CLN	SKIP		SRV	H	H	H	-	-	Skip on A Bit Set
SBL	07 03		MR	INF		V	-	H	H	2	1	Subtract Long
SCA	000041		CFN	INI		SR	H	H	H	-	-	Load Shift Count into A
SCB	1406000		GEN	KFYS		SRVI	H	H	H	5	-	Set C-Bit in Keys
SGL	000005		CFN	INI		SR	H	H	H	-	-	Enter Single Precision Mode
SGT	100220		GEN	SKIP		SRV	H	H	H	-	-	Skip if A Greater Than Zero
SH	32	YY	MRCR	INI		I	-	-	H	2	1	Subtract Halfword
SHA	15	NN	MRGR	SHIFT		I	-	-	H	4	-	Shift Arithmetic
SHL	01	NN	MRCR	SHIFT		I	-	-	H	4	-	Shift Logical

SHL1	076	RGEN	SHIFT	I	-	-	H	4	-	Shift H Left One
SHL2	077	RCIN	SHIFT	I	-	-	H	4	-	Shift H Left Two
SHR1	120	RCIN	SHIFT	I	-	-	H	4	-	Shift H Right One
SHR2	121	RCIN	SHIFT	I	-	-	H	4	-	Shift H Right Two
SKP	100000	GEN	SKIP	SRV	H	H	H	-	-	Skip
R SKS	34	PIO	IO	SR	H	H	H	-	-	Skip if Satisfied
SL1	072	RCIN	SHIFT	I	-	-	H	4	-	Shift R Left One
SL2	073	RCIN	SHIFT	I	-	-	H	4	-	Shift R Left Two
SLE	101220	CIN	SKIP	SRV	H	H	H	-	-	Skip if A Less Than or Equal to Zero
SLN	101100	CIN	SKIP	SRV	H	H	H	-	-	Skip if LSB Nonzero (A(16) 1)
SLZ	100100	GEN	SKIP	SRV	H	H	H	-	-	Skip if LSB Zero (A(16) 0)
SMCR	100_00	CIN	INCY	SRV	I	H	H	-	-	Skip on Machine Check Reset
SMCS	101200	GEN	INTGY	SRV	I	H	H	-	-	Skip on Machine Check Set
SMI	101400	CIN	SKIP	SRV	H	H	H	-	-	Skip if A Minus
R SNR	10024X	GPN	SKIP	SRV	H	H	H	-	-	Skip on Sense Switch Clear
R SNS	10124X	CIN	SKIP	SRV	H	H	H	-	-	Skip on Sense Switch Set
SNZ	101040	GEN	SKIP	SRV	H	H	H	-	-	Skip if A Non-Zero
SPL	100400	CIN	SKIP	SRV	H	H	H	-	-	Skip if A Plus
R SR1	100020	CIN	SKIP	SRV	H	H	H	-	-	Skip if Sense Switch 1 Clear
SR1	074	RCIN	SHIFT	I	-	-	H	4	-	Shift R Right One
R SR2	100010	GPN	SKIP	SRV	H	H	H	-	-	Skip if Sense Switch 2 Clear
SR2	075	RCIN	SHIFT	I	-	-	H	4	-	Shift R Right Two

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
R	SR3	100004		G FN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 3 Clear
R	SR4	100002		G EN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 4 Clear
	SRC	100001		G FN	SKIP	SRV	H	H	H	—	—	Skip if C-Bit is Clear
R	SS1	101020		G EN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 1 Clear
R	SS2	101010		G FN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 2 Clear
R	SS3	101004		G EN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 3 Clear
R	SS4	101002		G FN	SKIP	SRV	H	H	H	—	—	Skip if Sense Switch 4 Clear
	SSC	101001		G EN	SKIP	SRV	H	H	H	—	—	Skip if C-Bit is Set
	SSM	140500		G FN	INT	SRV	H	H	H	—	—	Set Sign Minus
	SSM	042		R GEN	INI	I	—	—	H	—	—	Set Sign Minus
	SSP	140100		G FN	INI	SRV	H	H	H	—	—	Set Sign Plus
	SSP	043		R GEN	INT	I	—	—	H	—	—	Set Sign Plus
R	SSR	100036		G FN	SKIP	SRV	H	H	H	—	—	Skip if Any Sense Switch is Clear
R	SSS	101036		G EN	SKIP	SRV	H	H	H	—	—	Skip if All Sense Switches are Set
ST	21	NN	MRC R	MOVI	I	—	—	H	—	—	—	Store Fullword
STA	04		MR	MOVE	SRV	H	H	H	—	—	—	Store A
STAC	001200		AP	MOVE	V	—	H	H	—	7	—	Store A Conditionally
STAR	54	NN	MRGR	MOVE	I	—	—	H	—	—	—	Store into Addressed Register
STC 0	166		R GEN	CHAR	I	—	—	H	—	7	—	Store Character
STC 1	176		R GEN	CHAR	I	—	—	H	—	7	—	Store Character
STC 0	001322		CHAR	CHAR	V	—	H	H	—	7	—	Store Character

STC 1	001332	CHAR	CHAR	V	-	H	H	-	7	Store Character
STCD	13	AP	MOV1	I	-		H	-	7	Store Conditional Fullword
STCH	136	AP	MOVEF	I	-	-	H	-	7	Store Conditional Halfword
STFX	001315	CIN	PC11]	V	-	H	H	-	1	Stack Extend
STEX	027	KGFN	PCT11]	I	-	-	H	6	5	Stack Extend
STFA 0	0013 0	AP	FILD	VI	-	H	H	-	-	Store Field Address Register
STFA 1	001330	AP	FILD	VI	-	H	H	-	-	Store Field Address Register
STH	31	NN	MKCK	MOV1	I	-	H	-	-	Store Halfword
STL	04 03	MR	MOVE	V	-	H	H	-	-	Store Long
STLC	001 01	AP	MOV1	V	-	H	H	-	7	Store L Conditionally
P STLR	03 01	MR	MOVE	V	-	H	H	-	-	Store L into Addressed Register
R STPM	000024	CIN	MC11	VI	-	H	H	-	-	Store Processor Model Number
STX	15	MR	MOVE	SRV	H	H	H	-	-	Store X
STY	35 02	MR	MOVE	V	-	H	H	-	-	Store Y
SUB	07	MR	INT	SRV	H	H	H	2	1	Subtract
SVC	0000 0	CIN	EC11]	SRVI	H	H	H	-	-	Supervisor Call
SZE	100040	GLN	SKIP	SRV	H	H	H	-	-	Skip if A Zero
TAB	140311	CIN	MOV1	V	-	H	H	-	-	Transfer A to B
TAK	001015	GPN	KIYS	V	-	H	H	7	6	Move A to Keys
TAX	110704	CIN	MOV1	V	-	H	H	-	-	Transfer A to X
TAY	140505	GEN	MOVE	V	-	H	H	-	-	Transfer A to Y
TBA	1400 04	GPN	MOV1	V	-	H	H	-	-	Transfer B to A

R	MNEM	OP CODE	RI	FORM	FUNC	MODE	1	2	3	C	CC	DESCRIPTION
	TC	04f		RC FN	INT	I	—	—	H	1		Two's Complement R
	TCA	140407		GEN	INT	SRV	H	H	H	2	1	Two's Complement A
	TCH	047		RC FN	INT	I	—	—	H	2	1	Two's Complement H
	TCL	141210		GEN	INT	V	—	H	H	2	1	Two's Complement Long
	TFLL 0	001323		C IN	FIELD	V	—	H	H	—	—	Transfer Field Length to L
	TFLL 1	001333		GEN	FIELD	V	—	H	H	—	—	Transfer Field Length to L
	TFLR 0	163		RGFN	FIELD	I	—	—	H	—	—	Move Field Length to R
	TFLR 1	173		RGEN	FIELD	I	—	—	H	—	—	Move Field Length to R
	TKA	001005		C IN	KFYS	V	—	H	H	—	—	Move Keys to A
	TLFL	001321		GEN	FIELD	V	—	H	H	—	—	Transfer L to Field Length Register
	TLFL	001331		C IN	FIELD	V	—	H	H	—	—	Transfer L to Field Length Register
	TM	44	NN	MRNR	MCTI	I	—	—	H	—	1	Test Memory Fullword
	TMH	34	NN	MRNR	INT	I	—	—	H	—	1	Test Memory Halfword
	TRFL 0	165		RGEN	FIELD	I	—	—	H	—	—	Transfer R to Field Length Register
	TRFL 1	173		RC IN	FIELD	I	—	—	H	—	—	Transfer R to Field Length Register
	TSTQ	141757		AP	QUEUE	V	—	H	H	—	7	Test Queue
	TSTQ	104		RC IN	QUEUE	I	—	—	H	—	—	Test Queue
	TXA	141034		GEN	MOVE	V	—	H	H	—	—	Transfer X to A
	TYA	141124		C IN	MOV1	V	—	H	H	—	—	Transfer Y to A
R	VIRY	000311		GEN	INTGY	SRVI	G	H	H	6	5	Verify
R	WAIT	000315		AP	PRCFX	VI	—	H	H	—	—	Wait

		YY	MRGR	LOGIC	I	-	-	H	-	-	Exclusive OR Fullword
XAD	001100		DECI	DECI	VI	-	U	H	3	1	Decimal Add
XBD	001145		DEC1	DEC1	VI	-	U	H	-	-	Binary to Decimal Conversion
XCA	140104		GEN	MOVF	SRV	H	H	H	-	-	Exchange and Clear A
XCB	140204		CEN	MOVI	SRV	H	H	H	-	-	Exchange and Clear B
XCM	001102		DFCI	DECI	VI	-	U	H	-	1	Decimal Compare
XDIB	001146		DIC1	DEC1	VI	-	U	H	-	3	Decimal to Binary Conversion
XDV	001107		DFCI	DEC1	VI	-	U	H	-	1	Decimal Divide
XFC	01 02		MR	PCTLJ	RV	F	H	H	-	-	Execute
XED	001112		DEC1	DEC1	VI	-	-	H	-	-	Numeric Edit
XH	3	YY	MRCR	LOGIC	I	-	-	H	-	-	Exclusive OR Halfword
XMP	001104		DFCI	DEC1	VI	-	U	H	3	1	Decimal Multiply
XMV	001101		DEC1	DLC1	VI	-	U	H	-	1	Decimal Move
R XVRY	001113		MCTI	GEN	VI	-	U	H	6	5	Verify XIS
ZCM	001117		CHAK	CHAR	VI	-	U	H	-	1	Compare Character Field
ZED	001111		CHAR	CHAR	VI	-	-	H	-	-	Character Edit
ZFI	001116		CHAR	CHAR	VI	-	U	H	-	-	Fill Character Field
ZM	43	NN	MRNR	CLEAR	I	-	-	H	-	-	Clear Fullword
ZMH	33	NN	MKNK	CHAK	I	-	-	H	-	-	Clear Halfword
ZMV	001114		CHAR	CHAR	VI	-	U	H	-	-	Move Character Field
ZMVD	001115		CHAK	CHAR	VI	-	U	H	-	-	Move Equal Length Fields
ZTRN	001110		CHAR	CHAR	VI	-	U	H	-	-	Translate Character Fields

Address Pointer (AP) (VI)

BITNO	1	—	BR	—	WORDNO	
1 — 4	5	6	7	8	9 — 16	17

- BITNO** (Bits 1-4) — Bit number
I (Bit 5) — Indirect bit
BR (Bits 7-8) — Base register 00=PB 01=SB 10=LE
 11=XB
WORDNO (Bit 17-32) — Word number offset from base register contents

Indirect Word — One Word Memory Reference

I	X	14-bit address		16S
1	2	3	16	

I	15-bit address		32S
1	2	16	32R

1	16-bit address		64R
		16	64V

- I** (Bit 1) — Indirect Bit
X (Bit 2) — Index Bit

Indirect Pointer — Two Word Memory Reference (IP) (VI)

F	RR	0	SEGNO	WORDNO	
1	2-3	4	5	16	17

- F** (Bit 1) — Generate pointer fault if set. In the fault case, the entire first word (bits 1-16) forms a fault code and no other bits are inspected.
- RR** (Bits 2-3) — Ring of privilege — controls access rights.
- Bit 4 = 0** — No third word. Bit number portion of effective address is zero.
- SEGNO** (Bits 5-16) — The segment number portion of the effective address.
- WORDNO** (Bit 17-32) — The word number portion of the effective address.

Indirect Pointer — Three Word Memory Reference (IP) (VI)

F	RR	1	SEGNO	WORDNO	BITNO
1	2-3	4	5	16	17

- F** (Bit 1) — Generate pointer fault if set. In the fault case, the entire first word (bits 1-16) forms a fault code and no other bits are inspected.
- RR** (Bits 2-3) — Ring of privilege — controls access rights.
- Bit 4 = 1** — The third word is present and gives the bit number portion of the effective address.
- SEGNO** (Bits 5-16) — The segment number portion of the effective address.
- WORDNO** (Bits 17-32) — The word number portion of the effective address.
- BITNO** (Bits 33-36) — The bit number portion of the effective address.

Stack Segment Header (VI)

0	FREE POINTER
1	
2	EXTENSION SEGMENT
3	POINTER

Word	Meaning
0,1	Free pointer — segment number/word number of available location at which to build next frame. Must be even.
2,3	Extension segment pointer — segment number/word number of locations at which to build next frame when current segment overflows. If zero, a stack overflow fault occurs when current segment overflows.

PCL Stack Frame Header (VI)

0	0 - 0
1	STACK ROOT SEGMENT NUMBER
2	RETURN POINTER
4	CALLER'S SAVED STACK BASE REGISTER
6	CALLER'S SAVED LINK BASE REGISTER
8	CALLER'S SAVED KEYS
9	LOCATION FOLLOWING CALL

Word	Meaning
0	Flag bits — set to zero by PCL when frame is created.
1	Stack root segment number — for locating free pointer.
2,3	Return pointer — segment number/word number of location following call and argument sequence which created this frame.
4,5	Caller's saved stack base register.
6,7	Caller's saved link base register.
8	Caller's saved keys.
9	Word number of location following call — beginning of argument transfer templates, if any.

CALF Stack Frame Header (VI)*(call fault handler)*

0	FLAG BITS
1	STACK ROOT SEGMENT NUMBER
2	RETURN POINTER
3	
4	CALLER'S SAVED STACK BASE REGISTER
5	
6	CALLER'S SAVED LINK BASE REGISTER
7	
8	CALLER'S SAVED KEYS
9	LOCATION FOLLOWING CALL
10	FAULT CODE
11	FAULT ADDRESS
12	
13	
14	RESERVED
15	

Word	Meaning
0	Flag bits — set to one by CALF instruction
1	Stack root segment number — for locating free pointer
2,3	Return pointer — segment number word number of location return
4,5	Caller's saved stack base register
6,7	Caller's saved link base register
8	Caller's saved keys
9	Word number of location following call — beginning of argument transfer templates if any
10	Fault code
11	Fault address
13-15	Reserved

Entry Control Block (ECB) (VI)

0	POINTER TO CALLED PROCEDURE
1	
2	STACK FRAME SIZE
3	STACK ROOT SEGMENT NUMBER
4	ARGUMENT LIST DISPLACEMENT
5	NUMBER OF ARGUMENTS
6	LINK BASE REGISTER OF CALLED PROCEDURE
7	
8	KEYS
9	
10	
11	
12	RESERVED
13	
14	
15	

Word	Meaning
0,1	Pointer (ring segment word number) to the first executable instruction of the called procedure
2	Stack frame size to create (in words) Must be even
3	Stack root segment number If zero keep same stack
4	Displacement in new frame of where to build argument list
5	Number of arguments expected
6,7	Called procedure's link base (location of called procedures linkage frame less 400)
8	CPU keys desired by called procedure
9-15	Reserved must be zero

Queue Control Block (VI)

1	TOP POINTER			16
17	BOTTOM POINTER			32
V	000	HIGH ORDER ADDRESS		
33	34	36	37	48
49	SIZE MASK			64

Bits	Meaning
1-16	Top pointer read
17-32	Bottom Pointer Write
33 (V)	Virtual/physical control bit 0 = physical queue 1 = virtual queue
34-36	Reserved — must be zero
37-48	Queue data block address <i>Segment number if virtual queue</i> High order physical address bits if physical queue
49-64	Mask — value $2^{**K}-1$, size = 2^{**K}

Argument Transfer Template (AP) (VI)

B	I	-	BR	L	S	-		WORDNO
1	4	5	6	7-8	9	10	11	16

B (Bits 1-4)	— Bit number
I (Bit 5)	— Indirect
BR (Bits 7-8)	<ul style="list-style-type: none"> — Base register <p style="margin-left: 20px;">00 = Procedure base (PB) 01 = Stack base (SB) 10 = Link base (LB) 11 = Temporary base (XB)</p>
L (Bit 9)	— Last template for this call
S (Bit 10)	<ul style="list-style-type: none"> — Store argument address — Last template for this argument
WORDNO (Bits 17-32)	<ul style="list-style-type: none"> — Word number offset from base register

PROCESSOR CHARACTERISTICS**Registers (S)**

Prime 100 200 and 300 registers are 16 bits wide. All the program visible registers are physically located in high speed memory and are addressed as memory locations 0-37. In restricted mode (normal user operation) only 0-7 are accessible.

Memory Address	Register Designation	Function
0	X	Index Register
1	A	Arithmetic Register
2	B	Extension Arithmetic Register
3		
4		
5		
6	VSC	Visible Shift Count
7	P	Program Counter
10	PMAR (Prime 300 only)	Page Map Address Register
11	FCODE	Fault Code
12	FAR	Fault Address Register
13-17	Reserved	
20-37	DMA 20 22 36 (8 total)	Word Pairs for DMA channels (address and word counts)

Registers (R)

Prime 100 200 and 300 registers are 16 bits wide. All the program visible registers are physically located in high speed memory and are addressed as memory locations 0-37. In restricted mode (normal user operation) only 0-7 are accessible.

Memory Address	Register Designation	Function
0	X	Index Register
1	A	Arithmetic Register
2	B	Extension Arithmetic Register
3	S	Stack Register
4	FL1H	Floating Point Accumulator — High
5	FLTL	Floating Point Accumulator — Low
6	FEXP	Floating Point Exponent

7	P	Program Counter
10	PMAR (Prime 300 only)	Page Map Address Register
11	FCODE	Fault code
12	PFAR	Page Fault Address Register
13-17	Reserved for microprogram	
20-37	DMA '20 22 (8 total)	Word Pairs for DMA channels (address and word counts)

Registers (VI)

Prime 400/500 registers are 32 bits wide. Short form instructions reference the same registers as in Rmode.

Register addresses used in LDLR and STLR instructions are doubleword addresses. The notation '2 H' means the high or left 16 bits of register address 2 while '2 L' means the low or right 16 bits.

The following registers should not be written into by S11R instructions or anomalous behavior will result.

- PB** The procedure base should be changed only via LPSW or programmed transfers of control.
- keys** The keys should be changed only via LPSW or the various mode control operations.
- modals** The modals should be changed only via LPSW or the various mode control operations. In no case should an LPSW ever attempt to change the current register set bits of the modals.

NOTICL — Numbers in parentheses () show P300 Address Mapping

VI-Mode Register Description:

CURRENT REGISTER SET (CRS)										TRIM#	
MICROCODE SCRATCH					PRIME 300					PRIME 400	
RS ₀	VDP	HIGH	LOW	DMX	RS ₁	VDP	HIGH	LOW	DMX	RS ₂	VDP
0	TR0	-	40	-	41	-	-	140	-	-	300
1	TR1	-	-	-	42	-	-	141	-	-	GR0
2	TR2	-	-	-	42	-	-	142	1(A)	-	GR1
3	TR3	-	-	-	43	-	-	143	-	-	GR2
4	TR4	-	-	-	44	-	-	144	-	-	LR3
5	TR5	-	-	-	45	-	-	145	3(S)	-	LR4
6	TR6	-	-	-	46	-	-	146	-	-	GR5
7	TR7	-	-	-	47	-	-	147	0(X)	-	GR6
10	RDMX1	-	-	-	50	-	-	150	13	-	GR7
11	RDMX2	-	-	-	51	-	-	151	-	-	FA1 R0
12	-	RATMPL	-	-	52	-	-	152	4(HAC1)	F\VR0	FA1 R0 (FAC0)
13	RSGT1	-	-	-	53	-	-	153	6(HAC1)	F\VR1	FA1 R0 (FAC1)
14	RSGT2	-	-	-	54	-	-	154	1(AL)	F\VR2	FA1 R1 (FAC0)
15	RELC1	-	-	-	55	-	-	155	14	-	FA1 R1 (FAC1)
16	RFCC2	-	-	-	56	-	-	156	16	-	-
17	-	REOIV	-	-	57	-	-	157	17	-	-
18	ZERO	ONF	-	-	60	(20)	(21)	160	10	-	XB
21	PBSAVE	-	-	-	61	-	-	161	-	-	D1\AR3
22	RDMX3	-	-	-	62	(22)	(23)	162	-	-	D1\AR2
23	RDMX4	-	-	C3**	63	-	-	163	-	-	D1\AR1
24	-	-	-	-	64	(24)	(25)	164	-	-	D1\AR0
25	-	-	-	-	65	-	-	165	-	-	K1 Y5/MODALS
26	-	-	-	-	66	(26)	(27)	166	16	-	OWNER
27	-	-	-	-	67	-	-	167	16	-	TY ODT
30	PSWPB	-	-	-	70	(30)	(31)	168	17	-	TY ADDR
31	PSWKFYS	-	-	-	71	-	-	169	17	-	TY FADDR
32	PPA PLA	PCBA	72	(32)	(33)	170	171	-	-	-	TIMER
33	PPH PLH	PL_BB	73	-	(34)	172	-	-	-	-	-
34	DSWRMA	-	74	-	(45)	173	-	-	-	-	-
35	DSWSTA1	-	75	-	(46)	174	-	-	-	-	-
36	DSWPB	-	76	-	(47)	175	-	-	-	-	-
37	RSAVPTR	-	77	-	(48)	176	-	-	-	-	-

Definitions

TR

Temporary Registers

TR7 — Saved return pointer on a halt (automatic save)

RDMX

Register DMX

RDMX1 — Used by DMC, buffer start pointer

RDMX2 — REA at time of DMX trap

RDMX3 — Save RD during DMQ

RDMX4 — Used as working register

RATMPL

Read Address Trap Map to rP Low

RSGT

Register Segmentation Trap

RSGT1 — SDW2 / address of Page Map

RSGT2 — contents of Page Map / DS2W

REOIV

Register End of Instruction Vector

ZERO/ONE

Constants

PBSAVE	Procedure Base SAVE saved return pointer when return pointer used elsewhere
C377	Constant
PSWPB	Processor Status Word Procedure Base return pointer for interrupt return (also used for Prime 300 compatibility)
PSWKEYS	Processor Status Word KEYS KEYS for interrupt return (also used for Prime 300 compatibility)
PPA	Pointer to Process A
PLA	Pointer to Level A
PCBA	Process Control Block A
PPB	Pointer to Process B
PLA	Pointer to Level B
PCBB	Process Control Block B
DSWRMA	Diagnostic Status Word RMA RMA at last Check Trap
DSWSTAT	Diagnostic Status Word STATUs
DSWPB	Diagnostic Status Word Procedure Base Return pointer or PBSAVE at last check
RSAVPTR	Register SAVE Pointer Location of Register Save Area after Halt
GR	General Register
FAR1	Field Address Register
FLR1	Field Length Register
FAR2	Field Address Register
FLR2	Field Length Register
PB	Procedure Base PBH — RPH PBL — 0
SB	Stack Base
LB	Link Base
XB	Temp (auxiliary) base
DTAR	Descriptor Table adr reg
KEYS	See below
MODALS	See below
OWNER	OWNER
FCODE	Fault CODE
FADDR	Fault ADDResS
TIMER	TIMER

General Registers — 32 bits (I)

The eight general registers are numbered from 0 - 7. 1 - 7 may be used for index registers. All are used as fixed point and logical accumulators in register to memory and register to register operations.

Floating Point Register — Single Precision (R)

Register	Contents						
'04	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">S</td> <td colspan="2" style="width: 80%;">MANTISSA</td> </tr> <tr> <td></td> <td style="text-align: center;">1</td> <td style="text-align: center;">2</td> </tr> </table>	S	MANTISSA			1	2
S	MANTISSA						
	1	2					
'05	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="3" style="width: 100%;">MANTISSA</td> </tr> <tr> <td></td> <td style="text-align: center;">17</td> <td style="text-align: right;">32</td> </tr> </table>	MANTISSA				17	32
MANTISSA							
	17	32					
'06	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="3" style="width: 100%;">EXONENT (EXCESS 128)</td> </tr> </table>	EXONENT (EXCESS 128)					
EXONENT (EXCESS 128)							

Floating Point Register — Double Precision (R)

Prime 300

Register	Contents						
'04	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">S</td> <td colspan="2" style="width: 80%;">MANTISSA</td> </tr> <tr> <td></td> <td style="text-align: center;">1</td> <td style="text-align: center;">2</td> </tr> </table>	S	MANTISSA			1	2
S	MANTISSA						
	1	2					
'05	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="3" style="width: 100%;">MANTISSA</td> </tr> </table>	MANTISSA					
MANTISSA							

'02

MANTISSA**33****48**

'06

EXONENT (EXCESS 128)**49****64**

Floating Point Register — Single Precision (V)

Register

Contents

12H

S	MANTISSA	
1	2	16

12L

MANTISSA**17****32**

13H

EXONENT (EXCESS 128)**33****48**

Floating Point Register — Double Precision (V)

Register

Contents

12H

S	MANTISSA	
1	2	16

12L

MANTISSA**17****32**

13L

MANTISSA**33****48**

PROCESSOR CHARACTERISTICS

13H

EXONENT (EXCESS 128)

49

64

Floating Point Registers — 64 bits (I)

The two floating point registers are numbered 0 and 1. They are used as single and double precision accumulators in register to memory and register to register operations. The two floating point registers overlap the two field length and address registers. Therefore any operation which changes floating point register 0 destroys field length and address register 0 and vice versa. The same is true for floating point register 1 and field length and address register 1.

Base Registers (VI)

PB — Procedure Base

SB — Stack Base

LB — Link Base

XB — Temporary Base

0	RING	0	SEGNO	WORDNO	
1 2	3	4	5	16 17	32

RING (Bits 2 3) — Ring Number

SEGNO (Bits 5 16) — Segment Number

WORDNO (Bits 17 32) — Word Number

Field Address and Length Registers (VI)

0	RING	0	SEGNO	WORDNO	LENGTH	BITNO	0	LENGTH
1 2-3	4	5-16	17-32	33-48	49-52	53-59	60-64	

RING (Bits 2 3) — Ring Number

SEGNO (Bits 5 16) — Segment Number

WORDNO (Bits 17 32) — Word Number

LENGTH (Bits 33 48 60 64) — Length

BITNO (Bits 49 52) — Bit Number

Field Registers — 64 bits (I)

The field registers numbered 0 and 1, have the same meaning as in V-mode. They are distinguished from the floating point registers by the instructions which use them. See comment under Floating Point Registers.

Keys (S,R)

Processor status information is available in a word called the keys which can be read or set by the program. Its format is as follows:

C	DBL	—	Mode	0	Bits 9-16 of location 6		
1	2	3	4-6	7-8	9	—	16

- C** (Bit 1) — Set by arithmetic error conditions
DBL (Bit 2) — Single Precision 1 — Double Precision
MODE (Bits 4-6) — The current addressing mode as follows:
 000 = 16S
 001 = 32S
 011 = 32R
 010 = 64R
 110 = 64V
 100 = 32I

C-Bit (SR)

Bit 1 in the keys. Set by arithmetic error conditions (Bit 1).

Keys (VI)

C	O	L	MODE	F	X	LT	EQ	DEX	0 — 0	I	S
1	2	3	4-6	7	8	9	10	11	12 - 14	15	16

- C** (Bit 1) — C-Bit
L (Bit 3) — L Bit
MODE (Bits 4-6) — Addressing Mode
 000 = 16S
 001 = 32S
 011 = 32R
 010 = 64R
 110 = 64V
 100 = 32I
F (Bit 7) — Floating point exception disable
 0 = take fault
 1 = set C-bit

X (Bit 8)	— Integer Exception enable 0 = set C-bit 1 = take fault
LT (Bit 9)	— Condition code bits
EQ (Bit 10)	LT = negative EQ = equal
DEX (Bit 11)	— Decimal exception enable 0 = set C-bit 1 = take fault
I (Bit 15)	— In dispatcher — set/cleared only by process exchange
S (Bit 16)	— Save done — set/cleared only by process exchange

C-Bit (VI)

Set by error conditions in arithmetic operations

-Bit (VI)

Set by an arithmetic or shift operation except IRS IRX DRX
Equal to carry out of the most significant bit (bit 1) of an arithmetic operation

Condition Code Bits (VI)

The two condition-code bits are designated EQ and LT. EQ is set if and only if the result is zero if overflow occurs. EQ reflects the state of the result after truncation rather than before. LT reflects the extended sign of the result (before truncation if overflow) and is set if the result is negative.

Modals (VI)

E	V	0	CURREG	MIO	P	S	MCK
1	2	3-8	9-11	12	13	14	15-16

E (Bit 1)	— Interrupts enabled
V (Bit 2)	— Vectored-interrupt mode
CURREG (Bits 9-11)	— Current register set (set/cleared only by process exchange)
MIO (Bit 12)	— Mapped I/O mode
P (Bit 13)	— Process-exchange mode
S (Bit 14)	— Segmentation mode
MCK (Bits 15-16)	— Machine-check mode

INSTRUCTION FORMATS (SRV)

GENERIC (SRV)

--	--

1

16

Bits 3-6 are *always* zero

SHIFT (SR)

OP	SHIFT-NO	
1	10 11	16

OP (Bits 1-10) — Opcode — Bits 3-6 are *always* zero
SHIFT-NO (Bits 11-16) — Two's complement of the number of places to be shifted 0=63 places

I/O (SR)

CLASS	1	1	0	0	FUNCTION	DEVICE	
1	2	3	6	7	10	11	16

CLASS (Bits 1-2) — Type of I/O instruction
 00 = Control
 01 = Sense
 10 = Input
 11 = Output

Bits 3-6 — 1100


FUNCTION (Bits 7-10) — Subdivision of class Device dependent

DEVICE (Bits 11-16) — Device type




DECIMAL (V)

	OP	
1		16

OP (Bits 1-16) — Opcode This instruction uses previously set up field registers and a previously set up control word in register I (General Register 2 in 32 I mode)



CHARACTER (V)

OP (Bits 1-16) — Opcode This instruction uses previously set up field registers.

GENERIC AP {V}

OP (Bits 1-16) — Opcode

AP Bits (17-48) — Address Pointer — see AP in Data Structures

BRANCH (V)

OP (Bits 1 16) — Opcode

WORDNO (Bits 17 32) — Word number offset from procedure base register

Memory Reference Instruction Format (SRV)

Type	No. Words	S	D	CB	Mode
Basic	1	0	0 - '777	—	SR
Sector Relative	1	1	0 - '777	—	S
Procedure Relative	1	1	-241 to +256 -224 to +256	—	R
Stack Postincrement/ Predecrement	1	1	-256 to -241	2,3	R
Base Register Relative	1	0	0 - '777	—	V
Long Reach	2	1	-256 to -241	0,2	R
Stack Relative	2	1	-256 to -241	1,3	R
Base Registers	2	1	-256 to -224	—	V

Memory reference formats for S, R, and V modes are shown in the Addressing Mode Summaries. Field mnemonics are

- I — Indirect bit
- X — Index bit
- Y — Second index bit (V-mode only)
- OX — Opcode Extension
- S — Sector bit
- D — Displacement field
- CB — Class bits
- A — 16 bit address word — two word instructions
- SP — Stack Pointer
- SB — Stack Base register
- LB — Link Base register
- XB — Temporary Base register
- PB — Procedure Base register

INSTRUCTION FORMATS (I)

The three primary instruction formats and their subcategories are discussed below

Non Register Generic:

These instructions are a subset of the V mode generics and are decoded in the same way

Register Generic:

These instructions operate on the specified register which may be a general field or floating register. This class includes the branch instructions where the branch address in the second word is a 16-bit procedure base displacement.

Memory Reference:

There are three types of memory reference instructions

MRNR Fixed Point Logical Data location 2nd word Memory

OP	R	AD	S	B	D
1-6	7-9	10-11	12-14	15-16	17-32

MRGR Fixed Point Logical Data location 2nd word Immediate Register Memory

OP	110	OP	AD	S	B	D
1-3	4-6	7-9	10-11	12-14	15-16	17-32

MRFR Floating Data location 2nd Word Immediate Register Memory

OP	110	OP	FR	OP	AD	S	B	D
1-3	4-6	7	8	9	10-11	12-14	15-16	17-32

AD	S	B	Effective Address/Instruction Type
3	>0	—	(D+B) *+S <i>(indirect,post-index)</i>
3	0	—	(D+B) * <i>(indirect)</i>
2	>0	—	(D+B+S) * <i>(pre_index,indirect)</i>
2	0	—	(D+B) * <i>(indirect)</i>
1	>0	—	D+B+S+ <i>(indexed)</i>
1	0	—	D+B <i>(direct)</i>
0	≥0	0	REG-REG (S is operand)
0	0	1	Immediate Type 1
0	>0	1	Immediate Type 2
0	0	2	Immediate Type 3
0	1	2	Floating Reg Source (FR0)
0	2	2	Undefined (will not generate UII)
0	3	2	Floating Reg source (FR1)
0	4-7	2	Undefined (will not generate UII)
0	—	3	Undefined (will not generate UII)

Field Mnemonics:

- OP** — Opcode
- R** — Destination register
- AD** — Address computation code
- S** — Source register
- B** — Base register
- FR** — Floating register
- D** — Displacement

ADDRESSING MODE SUMMARIES AND FLOW CHARTS (SRV)

16S SUMMARY

Address Length 14 bits 16K word address space


Format	I	X	opcode	S	D	Instruction
	1	2	3	6	7	8-16

I	X	14-bit address	Indirect address word
1	2	3	16

Indexing Multiple levels In an indirect word, the index calculation is done before the indirection



Indirection Multiple levels

I	X	S	D	EA	Assembler Notation	Type
0	0	0	0 to '777	0 D	LDA ADDR	Direct
0	1	0	0 to '777	0 D+X	LDA ADDR,1	Indexed
1	0	0	0 to '777	I (0 D)	LDA ADDR,*	Indirect
1	1	0	0 to '777	I (0 D+X)	LDA ADDR,1*	Indirect preindexed
0	0	1	0 to '777	P D	LDA ADDR	Direct
0	1	1	0 to '777	P D+X	LDA ADDR,1	Indexed
1	0	1	0 to '777	I (P D)	LDA ADDR,*	Indirect
1	1	1	0 to '777	I (P D+X)	LDA ADDR,1*	Indirect preindexed



32S (INCLUDES 32R WHEN S=0) SUMMARY


Address Length 15 bits, 32K word address space



Indexing One level The 15 bit indirect address word eliminates the X bit Done after all indirection is complete, except for the special case shown in the table below

Indirection Multiple levels


I	X	S	D	EA	Assembler Notation	Type
0	0	0	0 to '777	0 D	LDA ADDR	Direct
0	1	0	0 to '777	0 D+X	LDA ADDR,1	Indexed
1	0	0	0 to '777	I {0 D}	LDA ADDR,*	Indirect
1	1	0	0 to '777	I {0 D+X}	LDA ADDR,1*	Indirect, preindexed
1	1	0	100 to '777	I {0 D}+X	LDA ADDR,*1	Indirect postindexed
0	0	1	0 to '777	P D	LDA ADDR	Direct
0	1	1	0 to '777	P D+X	LDA ADDR,1	Indexed
1	0	1	0 to '777	I {P D}	LDA ADDR,*	Indirect
1	1	1	0 to '777	I {P D}+X	LDA ADDR,1*	Indirect postindexed



32R SUMMARY

Address Length 15 bits 32K word address space

Format




16

Instruction Word

S=0 or S=1

D ≥ -240




17

32

Instruction Word

S=1

D < -240




17

32

Address Word

Long Reach and
Stack Relative




16


Indirect Address
Word


Indexing One level


Indirection Multiple levels


X S CB	D	EA	Assembler Notation	Type
0 0 —	0 to 777	0 D	LDA ADDR	Direct
1 0 —	0 to 777	0 D+X	LDA ADDR 1	Indexed
0 0 —	0 to 777	I (0 D)	LDA ADDR *	Indirect
1 0 —	0 to 77	I (0 D+X)	LDA ADDR 1*	Indirect
1 0 —	100 to 777	I (0 D)+X	LDA ADDR *1	Indirect postindexed
0 1 —	-240 to +255	P+D	LDA ADDR	Direct
1 1 —	240 to +255	P+D+X	LDA ADDR 1	Indexed
0 1 —	-240 to +255	I (P+D)	LDA ADDR *	Indirect
1 1 —	-240 to +255	I (P+D)+X	LDA ADDR *1	Indirect
0 1 2 —	—	SP	LDA @+	Postincrement
1 1 2 —	—	I (SP)+X	LDA @+ *1	Postincrement indirect
0 1 2 —	—	I (SP)	LDA @+ *	Postincrement indirect
0 1 3 —	—	SP-1	LDA -@	Predecrement
1 1 3 —	—	I (SP-1)+X	LDA -@,*1	Predecrement indirect
0 1 3 —	—	I (SP-1)	LDA -@ *	Predecrement indirect
0 1 0 —	—	A	LDA% ADDR	Direct
1 1 0 —	—	A+X	LDA% ADDR X	Indexed long reach
0 1 0 —	—	I (A)	LAD% ADDR *	Indirect long reach
1 1 2 —	—	I (A+X)	LDA% ADDR X*	Indirect preindexed long reach
1 1 2 —	—	I (A)+X	LDA% ADDR *X	Indirect postindexed long reach
0 1 1 —	—	A+SP	LDA @+ADDR	Direct stack relative
1 1 1 —	—	A+SP+X	LDA @+ADDR X	Indexed stack relative
0 1 1 —	—	I (A+SP)	LDA @+ADDR *	Indirect stack relative
1 1 1 —	—	I (A+SP+X)	LDA @+ADDR X*	Indirect preindexed stack relative
1 1 3 —	—	I (A+SP)+X	LDA @+ADDR *X	Indirect postindexed stack relative











64R SUMMARY


Address Length 16 bits 64K word address space


Format	<table border="1"> <tr> <td>I</td><td>X</td><td colspan="3">opcode</td><td>S</td><td>D</td></tr> <tr> <td>1</td><td>2</td><td>3</td><td>6</td><td>7</td><td>8 — 16</td><td></td></tr> </table>	I	X	opcode			S	D	1	2	3	6	7	8 — 16		Instruction Word S=0 or S=1 D ≤ -240
I	X	opcode			S	D										
1	2	3	6	7	8 — 16											
	<table border="1"> <tr> <td>I</td><td>X</td><td>opcode</td><td>110000</td><td>XX</td><td>CB</td><td></td></tr> <tr> <td>1</td><td>2</td><td>3</td><td>6</td><td>7</td><td>12</td><td>13 14 15 16</td></tr> </table>	I	X	opcode	110000	XX	CB		1	2	3	6	7	12	13 14 15 16	Instruction S=1 D < -240
I	X	opcode	110000	XX	CB											
1	2	3	6	7	12	13 14 15 16										
	<table border="1"> <tr> <td colspan="3" style="text-align: center;">A</td></tr> <tr> <td>17</td><td colspan="3"></td><td>32</td><td colspan="2"></td></tr> </table>	A			17				32			Address Word Long Reach and Stack Relative				
A																
17				32												
	<table border="1"> <tr> <td colspan="3" style="text-align: center;">16-bit address</td></tr> <tr> <td>1</td><td colspan="3"></td><td>16</td><td colspan="2"></td></tr> </table>	16-bit address			1				16			Indirect Address Word				
16-bit address																
1				16												


Indexing One level


Indirection One level


I	X	S	CB	D	EA	Assembler Notation	Type
0	0	0	—	0 to 777	0 D	LDA ADDR	Direct
0	1	0	—	0 to 777	0 D+X	LDA ADDR 1	Indexed
1	0	0	—	0 to 777	I(0 D)	LDA ADDR *	Indirect
1	1	0	—	0 to 77	I(0 D+X)	LDA ADDR 1*	Indirect
			—				preindexed
1	1	0	—	100 to 777	I(0 D)+X	LDA ADDR*1	Indirect
			postindexed				
0	0	1	—	-240 to +255	P+D	LDA ADDR	Direct
0	1	1	—	240 to +255	P+D+X	LDA ADDR 1	Indexed
1	0	1	—	240 to +255	I(P+D)	LDA ADDR *	Indirect
1	1	1	—	-240 to +255	I(P+D) X	LDA ADDR *1	Indirect
			postindexed				
0	0	1	2	—	SP	LDA @+	Postincrement
0	1	1	2	—	I(SP)+X	LDA @+*1	Postincrement
			indirect				
1	0	1	2	—	I(SP)	LDA @+*	Postincrement
			indirect				
0	0	1	3	—	SP-1	LDA -@	Pdecrement
0	1	1	3	—	I(SP-1)+X	I DA -@,*1	Pdecrement
			indirect				
1	0	1	3	—	I(SP-1)	I DA -@,*	Pdecrement
			indirect				
0	0	1	0	—	A	LDA% ADDR	Direct
				long reach			
0	1	1	0	—	A+X	LDA% ADDR X	Indexed
				long reach			
1	0	1	0	—	I(A)	LDA% ADDR *	Indirect
				long reach			
1	1	1	0	—	I(A+X)	LDA% ADDR X*	Indirect
			preindexed				
1	1	1	0	—	I(A)+X	LDA% ADDR *X	Indirect
			postindexed				
0	0	1	1	—	A+SP	LDA @+ADDR	Direct stack relative
				long reach			
0	1	1	1	—	A+SP+X	LDA @+ADDR X	Indexed stack relative
				long reach			
1	0	1	1	—	I(A SP)	LDA @ADDR *	Indirect stack relative
				long reach			
1	1	1	1	—	I(A+SP+X)	LDA @+ADDR X*	Indirect preindexed stack relative
				long reach			
1	1	1	3	—	I(A+SP)+X	LDA @+ADDR,*X	Indirect postindexed stack relative
				long reach			













64V PROCEDURE RELATIVE (One Word, S=1)

Address length 16 bits, 64K word address space





Indexing One level

Indirection One level

I	X	S	D	EA	Type
0	0	1	-224 to +255	P+D	Direct
0	1	1	-224 to +255	P+D+X	Indexed
1	0	1	-224 to +255	I (P+D)	Indirect
1	1	1	-224 to +255	I (P+D)+X	Indirect, postindexed

64V BASE REGISTER RELATIVE (One Word, S=0)

Address Length 3 64K segments



I	X	S	D	EA	Type
0	0	0	0-'7 '10-'377 '400-'777	register location SB+D LB+D	<i>Direct</i>
0	1	0	0-'377 '400-'777	if D+X<'10 then EA=register location else SB+D+X LB+D+X	<i>Indexed</i>
1	0	0	0-'7 '10-'777	I (REG) I (PB D)	<i>Indirect</i>
1	1	0	0-'77 '100-'777	I (PB D+X) I (PB D)+X	<i>Indirect, preindexed</i> <i>Indirect, postindexed</i>

64V TWO WORD MEMORY REFERENCE

Address Length 28 bits, 4096 64K segments

Format	I	X	OP	11000	Y	OPEXT	BR		
	1	2	3	6	7	11	12	13-14	15-16

	A
17	32

Indexing X and Y

Indirection 48 bit word

F	RR	E	SEGNO		
1	2	3	4	5	16

	WORDNO
17	32

BITNO		
33 — 36	37	48

I	X	Y	BR	EA	Meaning
0	0	0	0	PB D	
			1	SB+D	Direct
			2	LB+D	
			3	XB+D	
0	0	1	0	PB D+Y	
			1	SB+D+Y	Indexed by Y
			2	LB+D+Y	
			3	XB+D+Y	
0	1	0	0	PB D+X	
			1	SB+D+X	
			2	LB+D+X	Indexed by X
			3	XB+D+X	
0	1	1	0	I (PB D)	
			1	I (SB+D)	Indirect
			2	I (LB+D)	
			3	I (XB+D)	
1	0	0	0	I (PB D+Y)	
			1	I (SB+D+Y)	Pre-indexed by Y
			2	I (LB+D+Y)	
			3	I (XB+D+Y)	
1	0	1	0	I (PB D)+Y	
			1	I (SB+D)+Y	Post-indexed by Y
			2	I (LB+D)+Y	
			3	I (XB+D)+Y	
1	1	0	0	I (PB D+X)	
			1	I (SB+D+X)	Pre-indexed by X
			2	I (LB+D+X)	
			3	I (XB+D+X)	
1	1	1	0	I (PB D)+X	
			1	I (SB+D)+X	Post-indexed by X
			2	I (LB+D)+X	
			3	I (XB+D)+X	

Note LDX and STX instructions may only be direct or indirect

